# A Constant $g_{\mathrm{m}}$ Current Reference Generator With Pseudo Resistor-Based Compensation 

Mohsen Shahghasemi ${ }^{\oplus}$, Student Member, IEEE, and Kofi M. Odame, Senior Member, IEEE


#### Abstract

Most analog circuits need a current reference generator to provide a stable biasing point for the transistors. Given the limited voltage headroom in advanced node technologies, there would be notable restrictions on the tolerance of the reference current deviation. Use of off-chip reference generators adds to the size of the system while the on-chip reference current generators are still partially dependent on the on-chip resistor values which is prone to technology variations. We propose an on-chip reference generator with a fully off-chip resistor which has less sensitivity to process variations. Monte-Carlo simulation results shows that the proposed has $\mathbf{3 1 \%}$ more precision compared to the conventional on-chip reference generator. Measurement results in $0.18 \mu \mathrm{~m}$ CMOS shows that the chip produces a stable reference current that is defined based on an off-chip resistor. The proposed structure consumes the same current as conventional and does not add to the power consumption.


Index Terms-Bias generation, reference circuit, constant current source, constant $g_{\mathrm{m}}$, bandgap reference.

## I. Introduction

THE constant transconductance ( $g_{\mathrm{m}}$ ) current reference is a small but critical component in analog integrated circuits. It provides reliable, process-independent biasing for a wide range of common circuit blocks, from operational amplifiers and voltage controlled oscillators to signal converters [1]-[3].
The $g_{\mathrm{m}}$ reference current generator produces a transconductance that is inversely proportional to a known resistance value [4]. And to ensure a highly accurate transconductance, this resistance is typically implemented as a high-precision offchip resistor. Unfortunately, the off-chip resistor, together with the parasitic capacitance at its bonding pad connection, forms a dominant pole-zero doublet that makes the $g_{\mathrm{m}}$ reference circuit an unstable system [2].
One common approach to stabilizing the $g_{\mathrm{m}}$ reference circuit is to compensate it with a large, drawn capacitor that is on the same order of magnitude as the bonding pad's parasitic capacitance. The cost of this strategy is that the compensation capacitor would require either a significant amount of chip area (if implemented on chip), or the use of an extra bonding

Manuscript received February 5, 2021; revised July 7, 2021; accepted October 15, 2021. This work was supported in part by the U.S. National Science Foundation under Grant 1418497 and in part by the U.S. DoD CDMRP Grant W81XWH-15-1-0572 and Grant W81XWH-15-1-0571. This article was recommended by Associate Editor E. Blokhina. (Corresponding author: Mohsen Shahghasemi.)
The authors are with the Thayer School of Engineering, Dartmouth College, Hanover, NH 03755 USA (e-mail: mohsen.shahghasemi.th@dartmouth.edu).
Color versions of one or more figures in this article are available at https://doi.org/10.1109/TCSI.2021.3123279.
Digital Object Identifier 10.1109/TCSI.2021.3123279
pad and an extra component (if implemented off-chip) [3]. Some modifications have been proposed to reduce the size of the compensation capacitor [2], but these necessitate extra circuitry that degrades the $g_{\mathrm{m}}$ reference circuit's robustness to device mismatch [5].

Another popular method for compensating the $g_{\mathrm{m}}$ circuit is to implement a portion of its resistor on the chip [6]. In this case, the transconductance is inversely proportional to the series combination of the on-chip and off-chip resistors, but the circuit's dominant pole is now at a low enough frequency that the circuit is no longer unstable. The disadvantage of using a portion of the resistor on-chip is that it makes the $g_{\mathrm{m}}$ reference generator susceptible to resistor variation; this is typically addressed with post-silicon trimming, which is costly and undesirable for mass production.
To address these shortcomings, we recently proposed a new constant $g_{\mathrm{m}}$ reference current generator that depends solely on an off-chip, high-precision resistor [7]. It is inherently stable, without the need for a compensation capacitor, an on-chip resistor, or extra circuitry that would diminish its robustness to process variation and device mismatch. In this paper, we analyze our $g_{\mathrm{m}}$ reference current generator's sensitivity to process variations as well as device mismatch in comparison to that of a conventional architecture. Also, we present a complete, formalized design methodology for our proposed $g_{\mathrm{m}}$ reference circuit. Finally, we identify and address practical implementation concerns. For completeness, we also include our previously-presented experimental results from [7].

## II. Conventional $g_{\text {M }}$ Reference

Figure 1a shows the split resistor (split R) implementation of a constant $g_{\mathrm{m}}$ reference current generator, which uses an on-chip resistor to stabilize the loop. Both branches in Fig. 1a carry the same amount of current and transistors $\mathrm{M}_{3,4}$ are of the same size, while $\mathrm{M}_{1}$ is $M$ times larger than $\mathrm{M}_{2}$. The voltage across the resistor R (the series combination of resistors $r$ and $R-r$ ) is the difference between the gate-source voltages of $\mathrm{M}_{2}$ and $\mathrm{M}_{1}$ and will produce the bias current ( $I_{\mathrm{ref}}$ ). The bias current and the transconductance are calculated as

$$
\begin{align*}
I_{\mathrm{ref}} & =\frac{1}{R^{2}}\left(1-\frac{1}{\sqrt{M}}\right)^{2} \frac{2}{\mu_{\mathrm{n}} C_{\mathrm{ox}} W / L}  \tag{1}\\
g_{\mathrm{m} 1} & =\frac{2}{R}\left(1-\frac{1}{\sqrt{M}}\right), \tag{2}
\end{align*}
$$

where $W, L, \mu_{\mathrm{n}}$ and $C_{\mathrm{ox}}$ are respectively the width, length, electron mobility, and oxide capacitance of $\mathrm{M}_{2}$. As Eqn. 2


Fig. 1. Constant $g_{m}$ reference current generators: (a) conventional, split $R$ implementation (b) the proposed structure.
shows, $g_{\mathrm{m} 1}$ is dependent only on the resistance, $R$, and transistor sizing ratios. It would be robust to process variation, save for the on-chip $r$ being part of the total resistance. But $r$ is necessary to keep this circuit stable, as we show with the following analysis.

The loop $L_{1}$ in Fig. 1a has one dominant zero and one dominant pole (see derivation in Section A of Appendix):

$$
\begin{equation*}
\omega_{\mathrm{z} 1}=\frac{1}{(R-r) C} \quad, \quad \omega_{\mathrm{p} 1}=\frac{1+g_{\mathrm{m} 1} R}{1+g_{\mathrm{m} 1} r} \cdot \omega_{\mathrm{z} 1} \tag{3}
\end{equation*}
$$

where $C$ is the parasitic off-chip capacitor. The loop gain $\left(A_{\mathrm{V}}(s)\right)$ is calculated as

$$
\begin{equation*}
A_{\mathrm{v}}(s)=A_{0} \frac{\left(1-s / \omega_{\mathrm{z} 1}\right)}{\left(1-s / \omega_{\mathrm{p} 1}\right)} \quad, \quad A_{0}=\frac{M}{3 \sqrt{M}-2} \tag{4}
\end{equation*}
$$

As shown in Eqn. 53 in Section A of the Appendix, the loop gain at high frequencies is

$$
\begin{equation*}
A_{\mathrm{v}}\left(|s| \gg \omega_{\mathrm{p} 1}\right)=\frac{\sqrt{M}}{1+g_{\mathrm{m} 1} r} \tag{5}
\end{equation*}
$$

If $r=0$, then Eqn. 5 can be simplified to

$$
\begin{equation*}
A_{\mathrm{v}}\left(|s| \gg \omega_{\mathrm{p} 1}\right)=\sqrt{M} \tag{6}
\end{equation*}
$$

which is higher than unity because $M$ is always higher than unity. As illustrated in Fig. 2a, this happens because $\omega_{z 1}$ causes the gain to increase beyond unity while the loop phase is close to zero. The loop has a positive gain so a loop phase equal to zero will cause instability, this happens at high frequencies where the pole and zero cancel each other's phases and the loop phase will become zero. To ensure that the circuit is stable, we need a non-zero value of $r$, specifically

$$
\begin{equation*}
r>\frac{R}{2} \sqrt{M} \tag{7}
\end{equation*}
$$

This helps because the on-chip portion of the resistor gives us the leverage to move the pole to a lower frequency while the zero frequency remains the same. As shown in Fig. 2b, this can prevent instability by keeping the high frequency loop gain below unity. The cost of this approach is that the resulting transconductance is susceptible to variations in the value of $r$.


Fig. 2. Bode plot sketch of the loop gain: (a) non-compensated (b) conventional, split R implementation (c) the proposed structure.

## III. Proposed $g_{\mathrm{m}}$ Reference

Figure 1 b shows a simplified schematic of our proposed $g_{\mathrm{m}}$ current reference generator. The transistor sizing is the same as in Fig. 1a, and the resistor R is implemented completely off-chip. This means that the value of $R$ in Eqn. 1 and Eqn. 2 can be tightly controlled with precision components, which leads to a more accurate $I_{\text {ref }}$ and $g_{\mathrm{m} 1}$. Our proposed structure includes a new component, $\mathrm{R}_{\mathrm{big}}$. This is a large resistor which, together with the parasitic capacitance on the gate of transistor $\mathrm{M}_{4}$, creates a dominant pole that starts decreasing the gain at low frequencies and stabilizes the circuit. While $R_{\text {big }}$ must be large enough (see Section III-B) for this scheme to work, it does not have to be precisely controlled, and the reference current or transconductance value that the $g_{\mathrm{m}}$ circuit produces is independent of the absolute value of $R_{\mathrm{big}}$.

## A. Loop Gain Analysis

With the introduction of a new pole, $\omega_{\mathrm{p} 2}$, due to $R_{\mathrm{big}}$, the loop gain of our proposed structure can be written as

$$
\begin{equation*}
A_{\mathrm{v}}(s)=A_{0} \frac{\left(1-s / \omega_{\mathrm{z} 1}\right)}{\left(1-s / \omega_{\mathrm{p} 1}\right)\left(1-s / \omega_{\mathrm{p} 2}\right)}, \quad A_{0}=\frac{M}{3 \sqrt{M}-2} \tag{8}
\end{equation*}
$$

where

$$
\begin{equation*}
\omega_{\mathrm{z} 1}=\frac{1}{R C}, \omega_{\mathrm{p} 1}=\left(1+g_{\mathrm{m} 1} R\right) \omega_{\mathrm{z} 1}, \omega_{\mathrm{p} 2}=\frac{1}{R_{\mathrm{big}} C_{\mathrm{p} 3}} \tag{9}
\end{equation*}
$$

The $C_{\mathrm{p} 3}$ in Eqn. 9 stands for the parasitic capacitor at node 3 and is mainly produced by the gate-source capacitance of $\mathrm{M}_{4}$. High values of $R_{\text {big }}$ lead to $\omega_{\mathrm{p} 2}$ smaller than $\omega_{\mathrm{z} 1}$ and provide a stable system with the Bode plot shown in Fig. 2c. $\mathrm{R}_{\text {big }}$ can be implemented with a transistor that does not add considerable amount of area. The $\mathrm{R}_{\text {big }}$ resistor does not consume any DC current, and, as we discuss in the following section, it is biased with circuitry that is already present in the conventional $g_{\mathrm{m}}$ reference circuit. As such, our proposed structure does not cost any extra power consumption.

## B. Implementing $R_{\text {big }}$

As we saw from the loop gain analysis, we can ensure that our circuit remains stable provided the $\omega_{\mathrm{p} 2}$ pole occurs at a
lower frequency than the $\omega_{\mathrm{z} 1}$ zero. Designing $\omega_{\mathrm{p} 2}$ close to $\omega_{\mathrm{z} 1}$ would jeopardise the circuit's stability, because imperfections in the fabrication process could swap their relative locations (i.e. place $\omega_{\mathrm{z} 1}<\omega_{\mathrm{p} 2}$ ). Pushing the $\omega_{\mathrm{p} 2}$ to lower frequencies guarantees a high safety margin the stability, but it slows down the start-up behavior. Given this trade-off between stability and speed, we found empirically that a reasonable margin of safety requires

$$
\begin{equation*}
\omega_{\mathrm{z} 1} / \omega_{\mathrm{p} 2} \gtrsim 5 \tag{10}
\end{equation*}
$$

Since $C_{\mathrm{p} 3}$ is a parasitic capacitance that depends on the size of $\mathrm{M}_{4}$, the resistance $\mathrm{R}_{\mathrm{big}}$ is the only free design parameter that affects the ratio of $\omega_{\mathrm{z} 1}$ to $\omega_{\mathrm{p} 2}$. With typical values of $\mathrm{R}_{\text {big }}$ falling in the $\mathrm{M} \Omega$ range, this resistor would consume a lot of area if it were implemented on chip as a poly-resist component. A more area-efficient solution is to implement $\mathrm{R}_{\text {big }}$ as a triode-region transistor.
Figure 3a illustrates this idea, with the triode-region transistor $\mathrm{M}_{\mathrm{res}}$ providing a pseudo-resistor implementation of $\mathrm{R}_{\mathrm{big}}$. The challenge of this approach lies in how to generate an appropriate bias voltage, denoted by the $\mathrm{V}_{\text {bat }}$ battery between the source and gate of $\mathrm{M}_{\mathrm{res}}$. If the $\mathrm{M}_{\mathrm{res}}$ source-gate voltage is too small, it will be pushed into the subthreshold region, which would result in a resistor in the $G \Omega$ range [8]. This is not suitable for our application, because it will produce a $\omega_{\mathrm{p} 2}$ pole that has a very low frequency that slows down the start-up process.

To ensure that $\mathrm{M}_{\text {res }}$ operates just above the subthreshold region, we can bias its gate with a modified version of the low voltage cascode bias circuit that was first introduced by Minch [9]; the simplified version is shown in Fig. 3b and will be studied in more detail in section VI. With this cascode biasing circuit, the source-gate voltage of $\mathrm{M}_{\mathrm{res}}$ is

$$
\begin{equation*}
V_{\mathrm{SG}, \mathrm{Mres}}=V_{\mathrm{b} 4}-V_{\mathrm{b} 3}, \tag{11}
\end{equation*}
$$

where $V_{\mathrm{b} 4}$ is the voltage produced by the diode connected transistor $\mathrm{M}_{3}$ and can be calculated as

$$
\begin{equation*}
V_{\mathrm{b} 4}=V_{\mathrm{DD}}-V_{\mathrm{SG}, \mathrm{M} 3} \tag{12}
\end{equation*}
$$

Also, $V_{\mathrm{b} 3}$ is given by

$$
\begin{align*}
V_{\mathrm{b} 3} & =V_{\mathrm{DD}}-V_{\mathrm{eff}, \mathrm{M} 9}-V_{\mathrm{SG}, \mathrm{M} 7} \\
& =V_{\mathrm{DD}}-V_{\mathrm{eff}, \mathrm{M} 9}-V_{\mathrm{SG}, \mathrm{M} 3} \tag{13}
\end{align*}
$$

where we have used the fact that transistors $M_{4}$ and $M_{7}$ have the same size and the same amount of drain source current.

Substituting Eqns. 12 and 13 into Eqn. 11, the source gate voltage of $\mathrm{M}_{\mathrm{res}}$ is

$$
\begin{equation*}
V_{\mathrm{SG}, \mathrm{Mres}}=V_{\mathrm{eff}, \mathrm{M} 9} \tag{14}
\end{equation*}
$$

Now, transistor $\mathrm{M}_{9}$ is the same size as $\mathrm{M}_{3}$, but it carries twice the drain source current. This implies $V_{\text {eff, M9 }}=$ $\sqrt{2} V_{\text {eff,M3 }}=\sqrt{2} V_{\text {eff }}$. So, the effective voltage of $\mathrm{M}_{\mathrm{res}}$ can be written as

$$
\begin{equation*}
V_{\mathrm{eff}, \mathrm{Mres}}=\sqrt{2} V_{\mathrm{eff}}-V_{\mathrm{th}} \tag{15}
\end{equation*}
$$

Let us assume that the technology has the necessary voltage headroom to keep $V_{\text {SG,Mres }}$ higher than the threshold voltage


Fig. 3. The proposed implementation of $\mathrm{R}_{\mathrm{big}}$ : (a) hypothetical implementation using a battery (b) practical implementation using a bias voltage.
so that we can avoid the sub-threshold region. This is particularly important because sub-threshold might lead to a very high resistor value which might not be desirable. The current versus voltage formula for the triode region is

$$
\begin{equation*}
I_{\mathrm{DS}}=\mu_{\mathrm{p}} C_{\mathrm{ox}} \frac{W}{L} V_{\mathrm{eff}, \mathrm{Mres}} V_{\mathrm{DS}} \tag{16}
\end{equation*}
$$

so the resistance $R_{\text {big }}$ is calculated as

$$
\begin{equation*}
R_{\mathrm{big}}=\frac{1}{\mu_{\mathrm{p}} C_{\mathrm{ox}} \frac{W}{L}\left(\sqrt{2} V_{\mathrm{eff}}-V_{\mathrm{th}}\right)} . \tag{17}
\end{equation*}
$$

The parasitic capacitor at node 3 is mostly produced by the gate-source of $\mathrm{M}_{4}$ which can be calculated as

$$
\begin{equation*}
C_{\mathrm{p} 3}=2 / 3 W_{\mathrm{M} 4} L_{\mathrm{M} 4} C_{\mathrm{ox}} \tag{18}
\end{equation*}
$$

So, the $\omega_{\mathrm{p} 2}$ can be calculated as

$$
\begin{equation*}
\omega_{\mathrm{p} 2}=\mu_{\mathrm{p}} \frac{W_{\mathrm{Mres}}}{L_{\mathrm{Mres}}} \frac{3}{2 W_{\mathrm{M} 4} L_{\mathrm{M} 4}}\left(\sqrt{2} V_{\mathrm{eff}}-V_{\mathrm{th}}\right) \tag{19}
\end{equation*}
$$

Now, we can calculate the size of $\mathrm{M}_{\mathrm{res}}$ based on Eqn. 10:

$$
\begin{equation*}
\frac{W_{\mathrm{Mres}}}{L_{\mathrm{Mres}}}<\frac{2 W_{\mathrm{M} 4} L_{\mathrm{M} 4}}{15 R C \mu_{\mathrm{p}}\left(\sqrt{2} V_{\mathrm{eff}}-V_{\mathrm{th}}\right)} . \tag{20}
\end{equation*}
$$

To avoid instability due to temperature variation, the $W / L$ ratio of $\mathrm{M}_{\text {res }}$ must be chosen well within this allowable range.

## IV. Design Methodology for Proposed $g_{\mathrm{M}}$ REFERENCE

To design our proposed $g_{\mathrm{m}}$ reference circuit (Fig. 3b) for a given current and/or transconductance value, the first step
is to determine the $W / L$ ratio of the primary transistor (that is, transistor $\mathrm{M}_{2}$ ). This is typically derived from voltage headroom constraints. And from the $W / L$ ratio, we can calculate the size of $R$ and a convenient value for the ratio $M$ (to size transistor $\mathrm{M}_{1}$ ) via Eqn. 1. These first few steps in the design procedure are common to our architecture and to the more conventional $g_{\mathrm{m}}$ reference architectures [2], [3], [6], [10].

Transistors $\mathrm{M}_{3,4}$ should be sized so that their effective voltage is larger than $V_{\text {th }} / \sqrt{2}$. Specifically, we choose

$$
\begin{equation*}
\frac{W_{\mathrm{M} 3}}{L_{\mathrm{M} 3}}<\frac{4 I_{\mathrm{ref}}}{V_{\mathrm{th}}^{2} \mu_{p} C_{\mathrm{ox}}} . \tag{21}
\end{equation*}
$$

This ensures that the modified Minch structure (transistors $\mathrm{M}_{6}$ to $\mathrm{M}_{9}$ of Fig. 3b) biases $\mathrm{M}_{\mathrm{res}}$ to operate in the above threshold region.

The transistors in the modified Minch structure are sized based on the main $g_{\mathrm{m}}$ reference circuit: transistors $\mathrm{M}_{5,6}$ are the same size as transistor $\mathrm{M}_{2}$; transistors $\mathrm{M}_{7,9}$ are the same size as $\mathrm{M}_{3,4}$. Also, following [9], transistor $\mathrm{M}_{8}$ is sized much larger than $\mathrm{M}_{3,4}$.

Finally, we size $\mathrm{M}_{\mathrm{res}}$ to meet the Eqn. 20 constraint, repeated here for clarity:

$$
\begin{equation*}
\frac{W_{\mathrm{Mres}}}{L_{\mathrm{Mres}}}<\frac{2 W_{\mathrm{M} 4} \cdot L_{\mathrm{M} 4}}{15 R C \mu_{\mathrm{p}}\left(\sqrt{2} V_{\mathrm{eff}}-V_{\mathrm{th}}\right)} . \tag{22}
\end{equation*}
$$

## V. Sensitivity Analysis

The reference current is a function of process variations and mismatch. Process variations refers to the deviations that happens for all devices on the chip and the mismatch refers to the differences between the devices. Our analysis below shows that the reference current deviations are dominantly imposed by process variations and mismatch effect is negligible. We also do a comparison and show that the proposed is $50 \%$ less sensitive than the Split R structure in design technology.

## A. Process Variations

Looking at Eqn. 1, the output current is a function of resistor, $\beta\left(=1 / 2 \mu_{\mathrm{n}} C_{\mathrm{ox}} \mathrm{W} / \mathrm{L}\right)$, and $M$. Because $M$ is a ratio and not an absolute value, it is just showing up in our mismatch calculations. Considering process variation, the proposed structure is only affected by $\beta$ :

$$
\begin{equation*}
\sigma_{\frac{\Delta I_{\mathrm{ref}}}{I_{\mathrm{ref}}}}^{2}=\left.\sigma_{\frac{\Delta I_{\mathrm{ref}}}{I_{\mathrm{ref}}}}^{2}\right|_{\beta, \text { process }} \tag{23}
\end{equation*}
$$

while the conventional structure suffers from both $\beta$ and on-chip resistor variation:

$$
\begin{equation*}
\sigma_{\frac{\Delta I_{\mathrm{ref}}}{I_{\mathrm{ref}}}}^{2}=\left.\sigma_{\frac{\Delta I_{\mathrm{ref}}}{I_{\mathrm{ref}}}}^{2}\right|_{\beta, \mathrm{process}}+\left.\sigma_{\frac{\Delta I_{\mathrm{ref}}}{I_{\mathrm{ref}}}}^{2}\right|_{\mathrm{r}, \mathrm{process}} \tag{24}
\end{equation*}
$$

In the $0.18 \mu \mathrm{~m}$ CMOS technology we used, $\beta$ for a large square device has a standard deviation of

$$
\begin{equation*}
A_{\beta, \text { process }}=0.444 \mu m \tag{25}
\end{equation*}
$$

TABLE I
Simulation Condition for Sensitivity
AnAlysis of Fig. 1a,b Circuits

| Device Name | Device Size |
| :---: | :---: |
| M1 | $6 \times(1 \times 7.5 \mu \mathrm{~m}) / 15 \mu \mathrm{~m}$ |
| M2 | $2 \times(1 \times 7.5 \mu \mathrm{~m}) / 15 \mu \mathrm{~m}$ |
| M3 | $8 \times(1 \times 2.5 \mu \mathrm{~m}) / 10 \mu \mathrm{~m}$ |
| M4 | $8 \times(1 \times 2.5 \mu \mathrm{~m}) / 10 \mu \mathrm{~m}$ |
| R | $5742 \Omega$ |
| r | $2871 \Omega$ |

According to Eqn. 57 in Section B of Appendix, the reference current deviation because of this is calculated as

$$
\begin{equation*}
\left.\sigma_{\frac{\Delta I_{\text {ref }}}{I_{\text {ref }}}}^{2}\right|_{\beta, \text { process }}=\frac{A_{\beta, \text { process }}^{2}}{W \times L} \tag{26}
\end{equation*}
$$

For a $15 \mu \mathrm{~m} / 15 \mu \mathrm{~m}$ device, the normalized standard deviation is calculated as 0.0296 .
As calculated in Eqn. 62 in Section B of Appendix, deviations in the on-chip portion of the resistor can be calculated as

$$
\begin{equation*}
\left.\sigma_{\frac{\Delta I_{\mathrm{ref}}}{I_{\text {ref }}}}^{2}\right|_{\mathrm{r}, \text { process }}=\left(\frac{A_{\mathrm{r}, \mathrm{process}}}{W}\right)^{2} \cdot\left(2 \frac{r}{R}\right)^{2} \tag{27}
\end{equation*}
$$

in which $A_{\mathrm{r}, \text { process }}$ refers to the process variations modeled as the physical deviation in the width of the resistors $(\Delta W)$; in our technology its value is

$$
\begin{equation*}
A_{r, \text { process }}=0.06 \mu \mathrm{~m} \tag{28}
\end{equation*}
$$

For the split R structure, assuming the least on-chip portion of $50 \%$ (Eqn. 7), the normalized standard deviation based on Eqn. 27 is calculated as 0.030 . In practice, some safety margin seems necessary so the on-chip portion should be higher than $50 \%$ which leads to even higher deviations.
To match the calculation and the simulation results, the two circuits presented in Fig. 1a,b were designed with the table I device sizes.
We performed Monte-Carlo simulations and just included the process variations. The normalized standard deviation of the current produced by figure 1 b is 0.022 which is close to the 0.0296 calculated above. Note that this structure uses a high precision off-chip resistor and hence the $\beta$ variations are the only factor. The normalized standard deviation caused by the process variations in the resistor is 0.027 which is also close to the 0.03 calculated above.

## B. Mismatch

Section C of appendix uses Pelgrom law [5] and calculates the current deviation caused by mismatch in the NMOSs $\left(\mathrm{M}_{1}\right.$ and $\mathrm{M}_{2}$ :

$$
\begin{align*}
\left.\sigma_{\frac{\Delta I_{\mathrm{ref}}}{I_{\mathrm{ref}}}}^{2}\right|_{\mathrm{NMOS}}=\frac{A_{\beta, \mathrm{n}}^{2}}{W \times L} \cdot & \frac{M+1 / M}{(\sqrt{M}-1)^{2}} \\
& +\frac{A_{\mathrm{Vth}, \mathrm{n}}^{2}}{W \times L} \cdot \frac{\left(M^{2}+M\right)(\beta R)^{2}}{(\sqrt{M}-1)^{4}} . \tag{29}
\end{align*}
$$

TABLE II
Pelgrom Coefficients of the Used $0.18 \mu \mathrm{M}$ CMOS Technology

| Parameter | Value |
| :---: | :---: |
| $\mathrm{A}_{\beta, \mathrm{n}}$ | $0.0098 \mu \mathrm{~m}$ |
| $\mathrm{~A}_{\mathrm{Vth}, \mathrm{n}}$ | $9.24 \times 10^{-3} \mathrm{~V} \mathrm{\mu m}$ |
| $\mathrm{~A}_{\beta, \mathrm{p}}$ | $0.0094 \mu \mathrm{~m}$ |
| $\mathrm{~A}_{\mathrm{Vth}, \mathrm{p}}$ | $5.47 \times 10^{-3} \mathrm{~V} \mu \mathrm{~m}$ |
| $\beta_{n}$ | $95 \times 10^{-6} \mathrm{~V}^{2} / \mathrm{A}$ |

The mismatch produced by the PMOS is calculated as

$$
\begin{equation*}
\left.\sigma_{\frac{\Delta I_{\mathrm{ref}}}{I_{\mathrm{ref}}}}^{2}\right|_{\mathrm{PMOS}}=A_{\beta, \mathrm{p}}^{2} \frac{1}{W \times L}+A_{\mathrm{Vth}, \mathrm{p}}^{2} \frac{2 / V_{\mathrm{eff}}}{W \times L} \tag{30}
\end{equation*}
$$

The Pelgrom coefficients of our technology are listed in table II. The effective voltage of the PMOS is 1.128 V based on simulations, so the overall standard deviation of current based on mismatch is calculated as:

$$
\begin{equation*}
\left.\sigma_{\frac{\Delta I_{\text {ref }}}{I_{\text {ref }}}}^{2}\right|_{\text {mismatch }}=0.004 \tag{31}
\end{equation*}
$$

which is close to 0.0034 produced by the simulation results. This is 7 times lower than the process variations of the proposed structure so the process variations has a dominant effect.

## VI. Full Implementation of Proposed $g_{\mathrm{m}}$ Reference

## A. Cascode Implementation

Figure 4 shows the cascode implementation of the proposed design which is composed of four sections. The core bias circuit has the structure of Fig. 1b with the addition of cascode transistors $\left(\mathrm{M}_{1 \mathrm{~b}}, \mathrm{M}_{2 \mathrm{~b}}, \mathrm{M}_{3 \mathrm{~b}}\right.$, and $\left.\mathrm{M}_{4 \mathrm{~b}}\right)$ to decrease the channel length modulation on the mirroring transistors $\left(\mathrm{M}_{1 \mathrm{a}}, \mathrm{M}_{2 \mathrm{a}}, \mathrm{M}_{3 \mathrm{a}}\right.$, and $\mathrm{M}_{4 \mathrm{a}}$ ).

Two sections in Fig. 4 implement Minch structure [9] for providing biasing voltages $\left(V_{\mathrm{b} 2}\right.$ and $\left.V_{\mathrm{b} 3}\right)$ for the cascode transistors $\mathrm{M}_{1 \mathrm{~b}}$ and $\mathrm{M}_{2 \mathrm{~b}}$ as well as $\mathrm{M}_{3 \mathrm{~b}}$ and $\mathrm{M}_{4 \mathrm{~b}}$. At the $\mathrm{V}_{\mathrm{b} 2}$ bias generation, $\mathrm{M}_{13 \mathrm{a}, \mathrm{b}}$ and $\mathrm{M}_{14 \mathrm{a}, \mathrm{b}}$ mirror the current of the core bias circuit. Let us say we size all transistors in the main branches of the circuit ( $\mathrm{M}_{1 \mathrm{a}, \mathrm{b}}, \mathrm{M}_{2 \mathrm{a}, \mathrm{b}}, \mathrm{M}_{3 \mathrm{a}, \mathrm{b}}$, and $\mathrm{M}_{4 \mathrm{a}, \mathrm{b}}$ ) so that they have the same effective voltage. $\mathrm{M}_{10}$ has the same size as the $\mathrm{M}_{2 \mathrm{a}}$ but is carrying 2 X current (currents mirrored by $\mathrm{M}_{13 \mathrm{a}}$ and $\mathrm{M}_{14 \mathrm{a}}$ passes through it). We define the effective voltage as the difference of the gate-source voltage and the threshold voltage, we will have

$$
\begin{equation*}
V_{\mathrm{eff}, \mathrm{M} 10} \simeq \sqrt{2} V_{\mathrm{eff}, \mathrm{M} 2 \mathrm{a}}=\sqrt{2} V_{\mathrm{eff}, \mathrm{NMOS}} \tag{32}
\end{equation*}
$$

The voltage at node A is the difference between gate-source voltages of $\mathrm{M}_{10}$ and $\mathrm{M}_{11}$ :

$$
\begin{equation*}
V_{A}=V_{\mathrm{GS}, \mathrm{M} 10}-V_{\mathrm{GS}, \mathrm{M} 11} \tag{33}
\end{equation*}
$$

The transistors have the same threshold voltage so

$$
\begin{equation*}
V_{A}=V_{\text {eff }, \mathrm{M} 10}-V_{\text {eff, M11 }} . \tag{34}
\end{equation*}
$$

$\mathrm{M}_{11}$ is $N$ times larger than $\mathrm{M}_{10}$ while carrying half of the current, so its effective voltage is:

$$
\begin{equation*}
V_{\mathrm{eff}, \mathrm{M} 11}=\frac{V_{\mathrm{eff}, \mathrm{M} 10}}{\sqrt{2 N}} \tag{35}
\end{equation*}
$$

If $N$ is high enough, the $V_{\text {eff, M11 }}$ is negligible compared to that of $V_{\text {eff,M10 }}$, so we can approximate Eqn. 34 to

$$
\begin{equation*}
V_{A} \simeq V_{\mathrm{eff}, \mathrm{M} 10} \tag{36}
\end{equation*}
$$

Substituting Eqn. 32 into Eqn. 36 we have

$$
\begin{equation*}
V_{A} \simeq \sqrt{2} V_{\mathrm{eff}, \mathrm{NMOS}} \tag{37}
\end{equation*}
$$

$\mathrm{M}_{12}, \mathrm{M}_{1 \mathrm{~b}}$, and $\mathrm{M}_{2 \mathrm{~b}}$ are of the same size and carry the same amount of current, hence have identical gate-source voltages. The $b_{2}$ node voltage could be calculated as

$$
\begin{equation*}
V_{\mathrm{b} 2}=\sqrt{2} V_{\mathrm{eff}, \mathrm{NMOS}}+V_{\mathrm{GS}, \mathrm{M} 2 \mathrm{~b}} \tag{38}
\end{equation*}
$$

Applying this voltage to the gate of $\mathrm{M}_{1 \mathrm{~b}}$ and $\mathrm{M}_{2 \mathrm{~b}}$ provides $\sqrt{2} V_{\text {eff,NMOS }}$ drain-source voltage for $\mathrm{M}_{2 \mathrm{a}}$ to stay in saturation.
Note that in original Minch structure, the current passing through $\mathrm{M}_{13 \mathrm{a}, \mathrm{b}}$ is negligible compared to $\mathrm{M}_{14 \mathrm{a}, \mathrm{b}}$ current, so the current passing through $\mathrm{M}_{10}$ is almost equal to that of $\mathrm{M}_{2 \mathrm{a}}$. Consequently, the drain-source voltage provided for $\mathrm{M}_{2 \mathrm{a}}$ is exactly equal to $V_{\text {eff }}$. We make $\mathrm{M}_{13 \mathrm{a}, \mathrm{b}}$ and $\mathrm{M}_{14 \mathrm{a}, \mathrm{b}}$ currents equal to be able to get a higher drain-source voltage for $\mathrm{M}_{2 \mathrm{a}}$, this will further decrease the channel length modulation and help us get better matching results. For a more limited voltage headroom, the original Minch structure is recommended.

The same situation happens in the Minch $\mathrm{V}_{\mathrm{b} 3}$ bias generation section by choosing $\mathrm{M}_{8}$ as a big size near sub-threshold driven device which sets the node B voltage to

$$
\begin{equation*}
V_{\mathrm{B}}=V_{\mathrm{DD}}-\sqrt{2} V_{\mathrm{eff}, \mathrm{PMOS}} \tag{39}
\end{equation*}
$$

which leads to

$$
\begin{equation*}
V_{\mathrm{b} 3}=V_{\mathrm{DD}}-\left(\sqrt{2} V_{\mathrm{eff}, \mathrm{PMOS}}+V_{\mathrm{SG}, \mathrm{M} 4 \mathrm{~b}}\right) . \tag{40}
\end{equation*}
$$

## B. Startup Circuit

The circuit has two states, one with $I_{\text {ref }}$ equal to the value defined by Eqn. 1 and the other with zero current. To make sure we do not end up with the latter, we use the start-up circuit that changes the state to the desired one and then turns off to have a minimal effect on the main circuit. Looking at the start-up section in Fig. 4, if node $b_{1}$ voltage is zero (undesirable state), $\mathrm{M}_{\mathrm{s} 2}$ acts as a resistive load for $\mathrm{M}_{\mathrm{s} 1}$ so that they make an inverter with a ' 0 ' input that turns on $\mathrm{M}_{\mathrm{s} 3}$ and $\mathrm{M}_{\mathrm{s} 4}$; these then turn on $\mathrm{M}_{3 \mathrm{a}, \mathrm{b}}$ and $\mathrm{M}_{4 \mathrm{a}, \mathrm{b}}$ and flow current into the branches and increase the $b_{1}$ and $b_{2}$ node voltages to the desirable state.
The next step is to turn off the start-up circuit. $\mathrm{M}_{\mathrm{s} 2}$ is a small size device acting as a resistor; once the circuit is back to its normal operation, $\mathrm{b}_{1}$ node voltage goes high, $\mathrm{M}_{\mathrm{s} 1}$ turns on and sets the node D voltage to zero and turns off $\mathrm{M}_{\mathrm{s} 3}$ and $\mathrm{M}_{\mathrm{s} 4}$ to prevent them from affecting the circuit normal operation.

## VII. Design Example

A sample circuit is implemented in $0.18 \mu \mathrm{~m}$ CMOS technology. Because of technology limitations, we had to modify the implementations in two ways:
(1) Limited voltage headroom does not allow us to have the exact $R_{\text {big }}$ implementation provided above. We had to increase


Fig. 4. The transistor-level implementation of the proposed structure.
the size of cascode devices ( $\mathrm{M}_{1 \mathrm{~b}}, \mathrm{M}_{2 \mathrm{~b}}, \mathrm{M}_{3 \mathrm{~b}}$, and $\mathrm{M}_{4 \mathrm{~b}}$ ) so that they are closer to subthreshold region. This gives us the chance to keep $\mathrm{M}_{\mathrm{res}}$ in active region and provide drain-source voltage for $\mathrm{M}_{1 \mathrm{a}}, \mathrm{M}_{2 \mathrm{a}}, \mathrm{M}_{3 \mathrm{a}}$, and $\mathrm{M}_{4 \mathrm{a}}$.
(2) We had to connect the body of transistor $\mathrm{M}_{1 \mathrm{a}}$ to the ground so there is a mismatch between the threshold voltage of $\mathrm{M}_{1 \mathrm{a}}$ and $\mathrm{M}_{2 \mathrm{a}}$. This adds to the deviation but works in favor of the conventional structure because it decreases the effective transconductance of $\mathrm{M}_{1 \mathrm{a}}\left(g_{\mathrm{mla}}-g_{\mathrm{mla}, \mathrm{b}}\right.$ with $g_{\mathrm{mla} \mathrm{b}}$ as the body effect transconductance) and helps us keep majority of resistor off-chip.
$M$ is chosen to be 3 which means that $\mathrm{M}_{1 \mathrm{a}}$ is 3 times larger than $\mathrm{M}_{2 \mathrm{a}}$; this is achieved by choosing a multiplier of 3 for $\mathrm{M}_{1 \mathrm{a}}$ in order to obtain acceptable matching. $R$ is chosen to be $5.7 \mathrm{k} \Omega$ which provides $40.6 \mu \mathrm{~A}$ reference current.
$\mathrm{M}_{\mathrm{res}}$ (in Fig. 4) implements the $\mathrm{R}_{\mathrm{big}}$ in Fig. 1b and has a resistance of $2.7 \mathrm{M} \Omega$; the parasitic capacitance at node 3 is equal to 842 fF which yields a pole frequency of $491 \mathrm{krad} / \mathrm{s}(78 \mathrm{kHz})$. This is lower than the zero frequency of $3.5 \mathrm{Mrad} / \mathrm{s}(557 \mathrm{kHz})$ considering an off-chip parasitic capacitor $C$ of 50 pF . To have a fair comparison, a split structure has been implemented with all device sizing similar to Fig. 4. The only difference is removal of the $\mathrm{M}_{\mathrm{res}}$ and addition of $30 \%$ of the resistance on-chip ( $r=1.7 \mathrm{k} \Omega$, $R-r=4 \mathrm{k} \Omega$ ). These values will not satisfy Eqn. 7 but the loop gain has a below unity value because of the body effect of $\mathrm{M}_{1 \mathrm{a}}$ which decreases the $g_{m 1 a}$. The split also has been simulated with $r=0$ to implement a non-compensated loop. Figure 5 shows the simulation results for the loop gain and phase considering 50 pF parasitic off-chip capacitor for all three cases. The gain for the non-compensated loop exceeds unity at frequencies higher than 300 kHz while it always stay below unity for the two other cases.

According to Eqn. $9, \omega_{z 1}$ is a function of $R$ and $C . R$ is the off-chip resistor and its value should be highly fixed so its variations will not be considerable. $C$ is the total parasitic caps connected to the source of $\mathrm{M}_{1}$ in Fig. 1; the two main contributors are the electrostatic discharge (ESD) protection and the parasitics from the board. Typical ESD caps for


Fig. 5. Bode plot of the amplitude and phase of the loop gain for all three structures. The $g_{\mathrm{m}}$ reference circuit has a positive feedback, so a phase of zero with a gain higher than unity can lead to instability. From the Bode plot of the uncompensated structure, we observe that there will be oscillation at around 400 kHz , since the gain at this frequency is higher than one and phase is almost zero. The split R and our novel structure both keep the gain below unity, and so are stable.
$0.18 \mu \mathrm{~m}$ CMOS are around 4 pF for an analog pin. The parasitic cap for a 3 cm long trace with a width of 1 mm is 3.6 pF in a typical PCB technology that uses FR4 board material [11]. It can be said that the value of $C$ is lower than 8 pF . Use of a ceramic resistor for R does not add much to the parasitic cap but we foresaw use of potentiometers because this design is the initial prototype. We chose AD5121, a digital potentiometer produced by Analog Devices. The parasitic capacitance on the terminal for this particular device is 25 pF and we included this in our design. So, worst case parasitic capacitor is no more than 33 pF and assuming 50 pF parasitic cap provides a good safety margin. We finally ended up using typical resistors and did not use a potentiometer in the testing process. The device sizing is summarized in table III.

In order to characterize the mismatch and process variations sensitivity, Monte-Carlo simulations has been performed on

TABLE III
Design Example Device Sizes: Multiplier $\times($ Fingers $\times \mathrm{W}) /$ L

| Device | Size | Device | Size | Device | Size |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{M}_{1 \mathrm{a}}$ | $6 \times(1 \times 7.5 \mu m) / 15 \mu m$ | $\mathrm{M}_{10}$ | $2 \times(1 \times 7.5 \mu m) / 15 \mu m$ | $\mathrm{M}_{5 \mathrm{a}}, \mathrm{M}_{6 \mathrm{a}}$ | $2 \times(1 \times 7.5 \mu m) / 15 \mu m$ |
| $\mathrm{M}_{2 \mathrm{a}}$ | $2 \times(1 \times 7.5 \mu m) / 15 \mu m$ | $\mathrm{M}_{11}$ | $24 \mu \mathrm{~m} / 0.35 \mu \mathrm{~m}$ | $\mathrm{M}_{5 \mathrm{~b}}, \mathrm{M}_{6 \mathrm{~b}}$ | $7.5 \mu \mathrm{~m} / 0.35 \mu \mathrm{~m}$ |
| $\mathrm{M}_{1 \mathrm{~b}}, \mathrm{M}_{2 \mathrm{~b}}$ | $7.5 \mu \mathrm{~m} / 0.35 \mu \mathrm{~m}$ | $\mathrm{M}_{12}$ | $3 \mu \mathrm{~m} / 0.35 \mu \mathrm{~m}$ | $\mathrm{M}_{7}$ | $4 \mu \mathrm{~m} / 0.3 \mu \mathrm{~m}$ |
| $\mathrm{M}_{3 \mathrm{~b}}, \mathrm{M}_{4 \mathrm{~b}}$ | $4 \mu \mathrm{~m} / 0.3 \mu \mathrm{~m}$ | $\mathrm{M}_{13 \mathrm{~b}}, \mathrm{M}_{14 \mathrm{~b}}$ | $4 \mu \mathrm{~m} / 0.3 \mu \mathrm{~m}$ | $\mathrm{M}_{8}$ | $32 \mu \mathrm{~m} / 0.3 \mu \mathrm{~m}$ |
| $\mathrm{M}_{3 \mathrm{a}}, \mathrm{M}_{4 \mathrm{a}}$ | $8 \times(1 \times 2.5 \mu m) / 15 \mu m$ | $\mathrm{M}_{13 \mathrm{a}}, \mathrm{M}_{14 \mathrm{a}}$ | $8 \times(1 \times 2.5 \mu m) / 15 \mu m$ | $\mathrm{M}_{9}$ | $8 \times(1 \times 2.5 \mu m) / 15 \mu m$ |
| $\mathrm{M}_{\text {res }}$ | $0.22 \mu \mathrm{~m} / 4 \mu \mathrm{~m}$ | $\mathrm{M}_{\mathrm{s} 1}$ | $0.35 \mu \mathrm{~m} / 0.35 \mu \mathrm{~m}$ | $\mathrm{M}_{\mathrm{s} 3}$ | $4 \mu \mathrm{~m} / 0.35 \mu \mathrm{~m}$ |
| $R$ | $5742 \Omega$ | $\mathrm{M}_{\mathrm{s} 2}$ | $0.22 \mu \mathrm{~m} / 4 \mu \mathrm{~m}$ | $\mathrm{M}_{\text {S4 }}$ | $4 \mu \mathrm{~m} / 0.35 \mu \mathrm{~m}$ |




Fig. 6. Monte-Carlo simulation results: (a) split R implementation (b) the proposed structure.
the conventional split R and the proposed design. Figure 6a and 6 (b) show the results for 200 iterations. The proposed structure has lower dispersion compared to the split R which leads to $31 \%$ reduction in the standard deviation. Section V calculates a value of $25 \%$ which is close to the predicted value. The main reason for the mismatch can be the body effect of $\mathrm{M}_{1 \mathrm{a}}$. This improvement is the result of removing the on-chip part of the resistor which results in higher precision.

## VIII. Measurement Results

Both the split R and the proposed structure were fabricated on the same chip in a $0.18 \mu \mathrm{~m}$ CMOS technology, each occupying an area of $0.13 \times 0.24 \mathrm{~mm}^{2}$. Figure 7a shows the layout implementation of the proposed structure. The layout for the conventional, split R structure has the same size with little differences.
The die micrograph is shown in Fig. 7b. The target reference current is $40.6 \mu \mathrm{~A}$ and measurement results of the sample chip show $42.1 \mu \mathrm{~A}$ for the split-R structure and $51.2 \mu \mathrm{~A}$ for the proposed structure. The source of this discrepancy is the physical distance between the proposed circuit and ground. Figure 7b shows the distance between the proposed circuit and ground is considerably higher than for the conventional one. Hence, the trace connecting proposed design to the ground produces a non-zero voltage due to its resistive voltage drop. In other words, the voltage of the ground connected to the bottom of R (Fig. 4) is still zero (because of the short distance) while all other grounds are connected to a biased ground with the voltage of some few millivolts. The voltage across $R$ is


Fig. 7. The implementation (a) layout of the proposed reference current generator in $0.18 \mu \mathrm{~m}$ technology (b) the die micrograph of the fabricated chip.
now calculated as

$$
\begin{equation*}
V_{\mathrm{R}}=V_{\mathrm{GND}, 2 \mathrm{a}}+V_{\mathrm{GS}, 2 \mathrm{a}}-V_{\mathrm{GS}, 1 \mathrm{a}}-V_{\mathrm{GND}, \mathrm{R}} \tag{41}
\end{equation*}
$$

in which $V_{\mathrm{GND}}$,2a defines the voltage of the ground connected to the source of $\mathrm{M}_{2 \mathrm{a}}$ and $V_{\mathrm{GND}, \mathrm{R}}$ defines the voltage of the ground connected to the bottom of $R$. Consequently, the voltage across $R$ is approximated to

$$
\begin{equation*}
V_{\mathrm{R}}=V_{\mathrm{GS}, 2 \mathrm{a}}-V_{\mathrm{GS}, 1 \mathrm{a}}+V_{\mathrm{GND}, 2 \mathrm{a}} \tag{42}
\end{equation*}
$$

This $V_{\mathrm{R}}$ is higher than the designated voltage and increases the reference current produced by the proposed circuit. Simulations in the presence of a resistive voltage drop shows the proposed current bias generator will produce a current of $50.92 \mu \mathrm{~A}$, which is close to the measured current of $51.2 \mu \mathrm{~A}$. The conventional design is placed close to the chip ground and does not suffer this problem. This can be solved in a careful design which places the bias current generator block close to the chip ground or specifies a separate ground for it.

## IX. Conclusion

A new proposed structure for implementing a constant $g_{\mathrm{m}}$ reference bias generator is presented that does minimum
changes on the conventional circuit, keeps the structure stable and alleviates the sensitivity to the on-chip resistor deviations. This decreases the reference current deviations by $31 \%$ according to the simulation results. Implementation shows that the proposed structure is stable and provides a constant current.

## Future Work

By removal of the on-chip resistor potion, purely Off-chip resistors with different temperature coefficients can be used which can provide a temperature-independent current or transconductance. Also, the proposed can be used for bandgap voltage or current references that are intended to be proportional to absolute temperature (PTAT) or complementary to absolute temperature (CTAT) or temperature independent by use of purely off-chip resistors with any desired thermal coefficient.

## Appendix A

## Calculations

## A. Loop Gain Calculations

In order to calculate the loop gain, we use the T model of the MOSFET; this is a straightforward model especially for common-source transistors. The important thing is to make sure the current passing through the gate is zero. First, we calculate the small signal current going through the drain of $\mathrm{M}_{1}\left(i_{\text {ref }}\right)$. The impedance connected to source of $\mathrm{M}_{1}$ in Fig. 8 is calculated as

$$
\begin{equation*}
z^{\prime}=\frac{r C(R-r) s+R}{C(R-r) s+1} \tag{43}
\end{equation*}
$$

So, the impedance $z$ (shown on Fig. 8 is calculated as:

$$
\begin{align*}
z & =\frac{1}{g_{\mathrm{m} 1}}+z^{\prime}=\frac{1}{g_{\mathrm{m} 1}}+\frac{r C(R-r) s+R}{C(R-r) s+1} \\
& =\frac{1}{g_{\mathrm{m} 1}} \cdot \frac{C(R-r) s+1+g_{\mathrm{m} 1} r C(R-r) s+g_{\mathrm{m} 1} R}{C(R-r) s+1} \tag{44}
\end{align*}
$$

which can be simplified to

$$
\begin{equation*}
z=\frac{1}{g_{\mathrm{m} 1}} \cdot \frac{C\left(g_{\mathrm{m} 1} r+1\right)(R-r) s+g_{\mathrm{m} 1} R+1}{C(R-r) s+1} \tag{45}
\end{equation*}
$$

Assuming zero current going through the gate of $\mathrm{M}_{1}$ :

$$
\begin{align*}
g_{\mathrm{m} 1}\left(v_{\mathrm{g}}-v_{\mathrm{s}}\right) & =\frac{v_{\mathrm{s}}}{z^{\prime}}=>g_{\mathrm{m} 1} v_{\mathrm{g}}=\left(g_{\mathrm{m} 1}+\frac{1}{z^{\prime}}\right) v_{\mathrm{s}}=>v_{\mathrm{s}} \\
& =g_{\mathrm{m} 1} \frac{z^{\prime}}{g_{\mathrm{m} 1} z^{\prime}+1} v_{\mathrm{g}} \tag{46}
\end{align*}
$$

The $v_{\mathrm{gs}}$ is calculated as

$$
\begin{equation*}
v_{\mathrm{gs}}=v_{\mathrm{g}}-v_{\mathrm{s}}=\frac{1}{g_{\mathrm{m} 1}} \cdot \frac{1}{z^{\prime}+1 / g_{\mathrm{m} 1}} v_{\mathrm{g}} \tag{47}
\end{equation*}
$$

knowing $v_{\mathrm{g}}$ is equal to $v_{\text {in }}$, we can recalculate Eqn. 47:

$$
\begin{equation*}
v_{\mathrm{gs}}=\frac{1}{g_{\mathrm{m} 1}} \cdot \frac{1}{z^{\prime}+1 / g_{\mathrm{m} 1}} v_{\mathrm{in}} \tag{48}
\end{equation*}
$$

Looking at Fig. 8, the $i_{\text {ref }}$ is produced by $g_{\mathrm{m} 1} v_{\mathrm{gs}}$ :

$$
\begin{equation*}
i_{\mathrm{ref}}=g_{\mathrm{m} 1} v_{\mathrm{gs}}=\frac{1}{z^{\prime}+1 / g_{\mathrm{m} 1}} v_{\mathrm{in}}=\frac{1}{z} v_{\mathrm{in}} \tag{49}
\end{equation*}
$$



Fig. 8. Loop gain analysis equivalent circuit, we are using a T-Model of MOS no current should pass through the gate of M1.

This current is mirrored by $\mathrm{M}_{3}$ and $\mathrm{M}_{4}$ and goes to the output stage $\left(\mathbf{M}_{2}\right)$ which has a resistance of $1 / g_{\mathrm{m} 2}$, it then produces the output voltage of

$$
\begin{equation*}
v_{\mathrm{out}}=\frac{1}{g_{\mathrm{m} 2}} \cdot \frac{1}{z} v_{\mathrm{in}} \tag{50}
\end{equation*}
$$

The open loop gain is calculated as

$$
\begin{align*}
A_{\mathrm{v}}(s) & =\frac{v_{\mathrm{out}}}{v_{\mathrm{in}}}=\frac{1}{g_{\mathrm{m} 2}} \cdot \frac{1}{z} v_{\mathrm{in}} \\
& =\frac{1}{g_{\mathrm{m} 2}} \times g_{\mathrm{m} 1} \frac{C(R-r) s+1}{C\left(g_{\mathrm{m} 1} r+1\right)(R-r) s+g_{\mathrm{m} 1} R+1} \\
& =\frac{g_{\mathrm{m} 1}}{g_{\mathrm{m} 2}} \frac{C(R-r) s+1}{C\left(g_{\mathrm{m} 1} r+1\right)(R-r) s+g_{\mathrm{m} 1} R+1} \tag{51}
\end{align*}
$$

We know $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ carry the same current while $\mathrm{M}_{1}$ is $M$ times larger than $\mathrm{M}_{2}$, so the first fraction in Eqn. 51 is equal to $\sqrt{M}$. We simplify the loop gain as

$$
\begin{equation*}
A_{\mathrm{v}}(s)=\frac{\sqrt{M}}{g_{\mathrm{m} 1} R+1} \cdot \frac{C(R-r) s+1}{\frac{g_{\mathrm{m} 1} r+1}{g_{\mathrm{m} 1} R+1} C(R-r) s+1} \tag{52}
\end{equation*}
$$

The high frequency loop gain is calculated as
$A_{\mathrm{V}}(\infty)=\frac{\sqrt{M}}{g_{\mathrm{m} 1} R+1} \cdot \frac{C(R-r) s}{\frac{g_{\mathrm{m} 1} r+1}{g_{\mathrm{m} 1} R+1} C(R-r) s}=\frac{\sqrt{M}}{g_{\mathrm{m} 1} r+1}$
By substituting Eqn. 2 into Eqn. 52, we will have the loop gain

$$
\begin{align*}
A_{\mathrm{v}}(s) & =\frac{\sqrt{M}}{2(1-1 / \sqrt{M})+1} \cdot \frac{C(R-r) s+1}{\frac{g_{\mathrm{m} 1} r+1}{g_{\mathrm{m} 1} R+1} C(R-r) s+1} \\
& =\frac{M}{3 \sqrt{M}-2} \cdot \frac{C(R-r) s+1}{\frac{g_{\mathrm{m} 1} r+1}{g_{\mathrm{m} 1} R+1} C(R-r) s+1} \tag{54}
\end{align*}
$$

Now, we calculate the high frequency loop gain (Eqn. 53) stability conditions by assuming the loop gain below unity:

$$
\begin{align*}
A_{\mathrm{v}}(\infty)<1 & =>\frac{\sqrt{M}}{g_{\mathrm{m} 1} r+1}<1=>\sqrt{M}<g_{\mathrm{m} 1} r+1 \\
& =>r>\frac{\sqrt{M}-1}{g_{\mathrm{m} 1}} \tag{55}
\end{align*}
$$

Substituting Eqn. 2 into Eqn. 55, we will have

$$
\begin{equation*}
r>\frac{\sqrt{M}-1}{\frac{2}{R}\left(1-\frac{1}{\sqrt{M}}\right)}=>r>\frac{R}{2} \frac{\sqrt{M}-1}{\left(1-\frac{1}{\sqrt{M}}\right)}=>r>\frac{R}{2} \sqrt{M} \tag{56}
\end{equation*}
$$

## B. Process Variations Calculations

With regard to sensitivity of $I_{\mathrm{ref}}$ to process variations on $\beta$ and $r$, the following calculations will give us the standard deviations:

$$
\begin{equation*}
\left.\sigma_{\frac{\Delta I_{\mathrm{ref}}}{I_{\mathrm{ref}}}}^{2}\right|_{\beta, \mathrm{process}}=\frac{A_{\beta, \mathrm{process}}^{2}}{W \times L}\left(\frac{\beta}{I_{\mathrm{ref}}} \cdot \frac{\partial I_{\mathrm{ref}}}{\partial \beta}\right)^{2}=\frac{A_{\beta, \mathrm{process}}^{2}}{W \times L} \tag{57}
\end{equation*}
$$

$$
\begin{equation*}
\Delta I_{\mathrm{ref}}=\Delta R \frac{\partial I_{\mathrm{ref}}}{\partial R}=\frac{\Delta R}{R}\left(-2 I_{\mathrm{ref}}\right) \tag{58}
\end{equation*}
$$

So,

$$
\begin{equation*}
\frac{\Delta I_{\mathrm{ref}}}{I_{\mathrm{ref}}}=-2 \frac{\Delta R}{R} \tag{59}
\end{equation*}
$$

For the split R structure (Fig. 1a), just the on-chip portion is changing with the process so

$$
\begin{equation*}
R=(R-r)_{\text {off-chip }}+r=>\Delta R=\Delta r \tag{60}
\end{equation*}
$$

Now, we can calculate the normalized standard deviation:

$$
\begin{equation*}
\left.\sigma_{\frac{\Delta I_{\mathrm{ref}}}{I_{\mathrm{ref}}}}\right|_{\mathrm{r}, \text { process }}=\sigma_{\frac{\Delta r}{r}}\left(2 \frac{r}{R}\right)=\left(\frac{A_{\mathrm{r}, \text { process }}}{W}\right) \cdot\left(2 \frac{r}{R}\right) \tag{62}
\end{equation*}
$$

## C. Mismatch Calculations

Looking at Fig. 1b

$$
\begin{align*}
V_{\mathrm{GS} 2} & =V_{\mathrm{GS} 1}+R I_{\mathrm{ref}}  \tag{63}\\
\frac{\beta_{1} M}{2}\left(V_{\mathrm{GS} 1}-V_{\mathrm{th} 1}\right)^{2} & =\frac{\beta_{2}}{2}\left(V_{\mathrm{GS} 2}-V_{\mathrm{th} 2}\right)^{2}=>V_{\mathrm{GS} 2} \\
& =V_{\mathrm{th} 2}+\sqrt{\frac{\beta_{1} M}{2}}\left(V_{\mathrm{GS} 1}-V_{\mathrm{th} 1}\right) \tag{64}
\end{align*}
$$

Substituting Eqn. 64 into Eqn. 63

$$
\begin{equation*}
R I_{\mathrm{ref}}=V_{\mathrm{th} 2}-V_{\mathrm{th} 1} \sqrt{\frac{\beta_{1} M}{\beta_{2}}}+\left(\sqrt{\frac{\beta_{1} M}{\beta_{2}}}-1\right) V_{\mathrm{GS} 1} \tag{65}
\end{equation*}
$$

Square law for the transistor:
$I_{\mathrm{ref}}=\frac{\beta_{1} M}{2}\left(V_{\mathrm{GS} 1}-V_{\mathrm{th} 1}\right)^{2}=>V_{\mathrm{GS} 1}=V_{\mathrm{th} 1}+\sqrt{\frac{2 I_{\mathrm{ref}}}{\beta_{1} M}}$
Substituting Eqn. 66 in Eqn. 65

$$
\begin{align*}
& R I_{\mathrm{ref}}=V_{\mathrm{th} 2}-V_{\mathrm{th} 1}+\sqrt{\frac{2 I_{\mathrm{ref}}}{\beta_{2}}}-\sqrt{\frac{2 I_{\mathrm{ref}}}{\beta_{1} M}}  \tag{67}\\
& I_{\mathrm{ref}}=x^{2}  \tag{68}\\
& R x^{2}-\left(\sqrt{\frac{2}{\beta_{2}}}-\sqrt{\frac{2}{\beta_{1} M}}\right) x+\left(V_{\mathrm{th} 1}-V_{\mathrm{th} 2}\right)=0 \tag{69}
\end{align*}
$$

Solving the second order equation:

$$
\begin{equation*}
\Delta=\left(\sqrt{\frac{2}{\beta_{2}}}-\sqrt{\frac{2}{\beta_{1} M}}\right)^{2}-4 R\left(V_{\mathrm{th} 1}-V_{\mathrm{th} 2}\right) \tag{70}
\end{equation*}
$$

The non-zero root is


Using Eqn. 68
$\begin{aligned} I_{\mathrm{ref}}= & \left(x_{2}\right)^{2}=\frac{1}{4 R^{2}}\left(\left(\sqrt{\frac{2}{\beta_{2}}}-\sqrt{\frac{2}{\beta_{1} M}}\right)\right. \\ & +\sqrt{\left.\left(\sqrt{\frac{2}{\beta_{2}}}-\sqrt{\frac{2}{\beta_{1} M}}\right)^{2}-4 R\left(V_{\mathrm{th} 1}-V_{\mathrm{th} 2}\right)\right)^{2}}\end{aligned}$
Now, we can calculated the derivatives:
$\Delta I_{\mathrm{ref}}=\Delta \beta \frac{\partial I_{\mathrm{ref}}}{\partial \beta_{1}}+\Delta \beta \frac{\partial I_{\mathrm{ref}}}{\partial \beta_{2}}+\Delta V_{\mathrm{th}} \frac{\partial I_{\mathrm{ref}}}{\partial V_{\mathrm{th} 1}}+\Delta V_{\mathrm{th}} \frac{\partial I_{\mathrm{ref}}}{\partial V_{\mathrm{th} 2}}$
Now, if we divide both sides by $I_{\text {ref }}$ and rearranging the formula

$$
\begin{align*}
\frac{\Delta I_{\mathrm{ref}}}{I_{\mathrm{ref}}}=\frac{\Delta \beta}{\beta_{1}}\left(\frac{\beta_{1}}{I_{\mathrm{ref}}} \cdot \frac{\partial I_{\mathrm{ref}}}{\partial \beta_{1}}\right) & +\frac{\Delta \beta}{\beta_{2}}\left(\frac{\beta_{2}}{I_{\mathrm{ref}}} \cdot \frac{\partial I_{\mathrm{ref}}}{\partial \beta_{1}}\right) \\
& +\frac{\Delta V_{\mathrm{th}}}{I_{\mathrm{ref}}} \frac{\partial I_{\mathrm{ref}}}{\partial V_{\mathrm{th} 1}}+\frac{\Delta V_{\mathrm{th}}}{I_{\mathrm{ref}}} \frac{\partial I_{\mathrm{ref}}}{\partial V_{\mathrm{th} 2}} \tag{74}
\end{align*}
$$

Now, if we calculate the variance

$$
\begin{align*}
\sigma_{\frac{\Delta I_{\mathrm{ref}}}{I_{\mathrm{ref}}}}^{2}= & \sigma_{\frac{\Delta \beta 1}{2}}^{2}\left(\frac{\beta_{1}}{I_{\mathrm{ref}}} \cdot \frac{\partial I_{\mathrm{ref}}}{\partial \beta_{1}}\right)^{2}+\sigma_{\frac{\Delta \beta 2}{2}}^{\beta}\left(\frac{\beta_{2}}{I_{\mathrm{ref}}} \cdot \frac{\partial I_{\mathrm{ref}}}{\partial \beta_{2}}\right)^{2} \\
& +\sigma_{\Delta V_{\mathrm{th} 1}}^{2}\left(\frac{1}{I_{\mathrm{ref}}} \frac{\partial I_{\mathrm{ref}}}{\partial V_{\mathrm{th} 1}}\right)^{2}+\sigma_{\Delta V_{\mathrm{th} 2}}^{2}\left(\frac{1}{I_{\mathrm{ref}}} \frac{\partial I_{\mathrm{ref}}}{\partial V_{\mathrm{th} 2}}\right)^{2} \tag{75}
\end{align*}
$$

The $\sigma_{\Delta \beta / \beta}$ and $\sigma_{\mathrm{Vth}}$ are

$$
\begin{align*}
& \sigma_{\frac{\Delta \beta 1}{}}^{\beta}=\frac{A_{\beta}}{\sqrt{M \times W \times L}}, \quad \sigma_{\frac{\Delta \beta 2}{\beta}}=\frac{A_{\beta}}{\sqrt{W \times L}}  \tag{76}\\
& \sigma_{\Delta V_{\mathrm{th} 1}}=\frac{A_{\mathrm{Vth}}}{\sqrt{M \times W \times L}}, \quad \sigma_{\Delta V_{\mathrm{th} 2}}=\frac{A_{\mathrm{Vth}}}{\sqrt{W \times L}} \tag{77}
\end{align*}
$$

So, we can rewrite relation 75 :

$$
\begin{align*}
\sigma_{\frac{\Delta I_{\mathrm{ref}}}{I_{\mathrm{ref}}}}^{2}= & \frac{A_{\beta}^{2}}{W \times L}\left(\frac{1}{M} \cdot\left(\frac{\beta_{1}}{I_{\mathrm{ref}}} \cdot \frac{\partial I_{\mathrm{ref}}}{\partial \beta_{1}}\right)^{2}+\left(\frac{\beta_{2}}{I_{\mathrm{ref}}} \cdot \frac{\partial I_{\mathrm{ref}}}{\partial \beta_{2}}\right)^{2}\right) \\
& +\frac{A_{\mathrm{Vth}}^{2}}{W \times L}\left(\frac{1}{M} \cdot\left(\frac{1}{I_{\mathrm{ref}}} \frac{\partial I_{\mathrm{ref}}}{\partial V_{\mathrm{th} 1}}\right)^{2}+\left(\frac{1}{I_{\mathrm{ref}}} \frac{\partial I_{\mathrm{ref}}}{\partial V_{\mathrm{th} 2}}\right)^{2}\right) \tag{78}
\end{align*}
$$

$$
\begin{align*}
& \frac{\beta_{1}}{I_{\mathrm{ref}}} \cdot \frac{\partial I_{\mathrm{ref}}}{\partial \beta_{1}}=\left.\right|_{\beta_{1}=\beta_{2}, V_{\mathrm{th} 1}=V_{\mathrm{th} 2}}=\frac{1}{\sqrt{M}-1}  \tag{79}\\
& \left.\frac{\beta_{2}}{I_{\mathrm{ref}}} \cdot \frac{\partial I_{\mathrm{ref}}}{\partial \beta_{2}}\right|_{\beta_{1}=\beta_{2}, V_{\mathrm{th} 1}=V_{\mathrm{th} 2}}=-\frac{\sqrt{M}}{\sqrt{M}-1} \tag{80}
\end{align*}
$$

$$
\begin{equation*}
\left.\frac{1}{I_{\mathrm{ref}}} \cdot \frac{\partial V_{\mathrm{ref}}}{\partial V_{\mathrm{th} 1}}\right|_{\beta_{1}=\beta_{2}, V_{\mathrm{th} 1}=V_{\mathrm{th} 2}}=-\frac{M \beta R}{(\sqrt{M}-1)^{2}} \tag{81}
\end{equation*}
$$

$$
\begin{equation*}
\left.\frac{1}{I_{\mathrm{ref}}} \cdot \frac{\partial V_{\mathrm{ref}}}{\partial V_{\mathrm{th} 2}}\right|_{\beta_{1}=\beta_{2}, V_{\mathrm{th} 1}=V_{\mathrm{th} 2}}=\frac{M \beta R}{(\sqrt{M}-1)^{2}} \tag{82}
\end{equation*}
$$

We can re-write the Eqn. 78:
$\sigma_{\frac{\Delta I_{\mathrm{ref}}}{I_{\mathrm{ref}}}}^{2}=\frac{A_{\beta}^{2}}{W \times L} \cdot \frac{M+1 / M}{(\sqrt{M}-1)^{2}}+\frac{A_{\mathrm{Vth}}^{2}}{W \times L} \cdot \frac{\left(M^{2}+M\right)(\beta R)^{2}}{(\sqrt{M}-1)^{4}}$

## REFERENCES

[1] J. M. Steininger, "Understanding wide-band MOS transistors," IEEE Circuits Devices Mag., vol. 6, no. 3, pp. 26-31, May 1990.
[2] S. Nicolson and K. Phang, "Improvements in biasing and compensation of CMOS opamps," Anal. Integr. Circuits Signal Process., vol. 43, no. 3, pp. 237-245, Jun. 2005.
[3] T. Delbrück and A. van Schaik, "Bias current generators with wide dynamic range," Analog Integr. Circuits Signal Process., vol. 43, no. 3, pp. 247-268, Jun. 2005.
[4] D. A. Johns and K. Martin, Analog Integrated Circuit Design. Hoboken, NJ, USA: Wiley, 2008
[5] M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1439, Oct. 1989.
[6] W. K.-W. Tong, "A GHz CMOS frequency synthesizer for mobile communication," Univ. Toronto, Toronto, ON, Canada, Tech. Rep., 1999.
[7] M. Shahghasemi and K. M. Odame, "A constant $g_{m}$ current reference generator with purely off-chip resistor," in Proc. IEEE 63rd Int. Midwest Symp. Circuits Syst. (MWSCAS), Aug. 2020, pp. 309-312.
[8] H. Kassiri, K. Abdelhalim, and R. Genov, "Low-distortion super-GOhm subthreshold-MOS resistors for CMOS neural amplifiers," in Proc. IEEE Biomed. Circuits Syst. Conf. (BioCAS), Oct. 2013, pp. 270-273.
[9] B. A. Minch, "A low-voltage MOS cascode bias circuit for all current levels," in Proc. IEEE Int. Symp. Circuits Syst., May 2002, pp. 619-622.
[10] N. Talebbeydokhti, P. K. Hanumolu, P. Kurahashi, and U.-K. Moon, "Constant transconductance bias circuit with an on-chip resistor," in Proc. IEEE Int. Symp. Circuits Syst., May 2006, p. 4.
[11] M. U. Merino. (2011). Insight Into Digipot Specifications and Architecture Enhances AC Performance. [Online]. Available: https://www.analog.com/en/analog-dialogue/articles/digipot-specifications-and-architecture.html


Mohsen Shahghasemi (Student Member, IEEE) received the B.Sc. degree in electronics engineering from the University of Zanjan in 2010 and the M.Sc. degree in electronics engineering (microelectronics) from the Amirkabir University of Technology (Tehran Polytechnic) in 2013.
He joined the Analog Laboratory, Dartmouth College, in 2017, where he is conducting his Ph.D. research on circuit and system design for electrical impedance tomography. In 2019, he was an Analog/Mixed-Signal Circuit Design Engineer with Ferric, Inc., where he designed high precision data acquisition circuits for on-chip power converter telemetry. In 2020, he was an Analog Design Engineer with Texas Instruments-Kilby Labs where he designed high-currentdensity integrated-power-converters.


Kofi M. Odame (Senior Member, IEEE) is currently an Associate Professor of electrical and computer engineering at Dartmouth College. His research interest includes analog integrated circuits for nonlinear signal processing. This work has applications in low-power electronics for implantable and wearable biomedical devices, as well as in autonomous sensor systems.

