# A Constant $g_m$ Current Reference Generator With Pseudo Resistor-Based Compensation

Mohsen Shahghasemi<sup>D</sup>, Student Member, IEEE, and Kofi M. Odame, Senior Member, IEEE

Abstract—Most analog circuits need a current reference generator to provide a stable biasing point for the transistors. Given the 2 limited voltage headroom in advanced node technologies, there 3 would be notable restrictions on the tolerance of the reference 4 current deviation. Use of off-chip reference generators adds to the 5 size of the system while the on-chip reference current generators are still partially dependent on the on-chip resistor values which is prone to technology variations. We propose an on-chip 8 reference generator with a fully off-chip resistor which has less 9 sensitivity to process variations. Monte-Carlo simulation results 10 shows that the proposed has 31% more precision compared to the 11 conventional on-chip reference generator. Measurement results in 12 0.18  $\mu$ m CMOS shows that the chip produces a stable reference 13 current that is defined based on an off-chip resistor. The proposed 14 structure consumes the same current as conventional and does 15 not add to the power consumption. 16

Index Terms-Bias generation, reference circuit, constant 17 current source, constant  $g_{\rm m}$ , bandgap reference. 18

# I. INTRODUCTION

1 THE constant transconductance  $(g_m)$  current reference is a 20 small but critical component in analog integrated circuits. 21 It provides reliable, process-independent biasing for a wide 22 range of common circuit blocks, from operational amplifiers 23 and voltage controlled oscillators to signal converters [1]-[3]. 24 The  $g_{\rm m}$  reference current generator produces a transcon-25 ductance that is inversely proportional to a known resistance 26 value [4]. And to ensure a highly accurate transconductance, 27 this resistance is typically implemented as a high-precision off-28 chip resistor. Unfortunately, the off-chip resistor, together with 29 the parasitic capacitance at its bonding pad connection, forms a 30 dominant pole-zero doublet that makes the  $g_m$  reference circuit 31

an unstable system [2]. 32

One common approach to stabilizing the  $g_m$  reference 33 circuit is to compensate it with a large, drawn capacitor that is 34 on the same order of magnitude as the bonding pad's parasitic 35 capacitance. The cost of this strategy is that the compensation 36 capacitor would require either a significant amount of chip 37 area (if implemented on chip), or the use of an extra bonding 38

Manuscript received February 5, 2021; revised July 7, 2021; accepted October 15, 2021. This work was supported in part by the U.S. National Science Foundation under Grant 1418497 and in part by the U.S. DoD CDMRP Grant W81XWH-15-1-0572 and Grant W81XWH-15-1-0571. This article was recommended by Associate Editor E. Blokhina. (Corresponding author: Mohsen Shahghasemi.)

The authors are with the Thayer School of Engineering, Dartmouth College, Hanover, NH 03755 USA (e-mail: mohsen.shahghasemi.th@dartmouth.edu).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TCSI.2021.3123279

Digital Object Identifier 10.1109/TCSI.2021.3123279

pad and an extra component (if implemented off-chip) [3]. 39 Some modifications have been proposed to reduce the size 40 of the compensation capacitor [2], but these necessitate extra 41 circuitry that degrades the  $g_m$  reference circuit's robustness to 42 device mismatch [5]. 43

Another popular method for compensating the  $g_{\rm m}$  circuit is to implement a portion of its resistor on the chip [6]. In this case, the transconductance is inversely proportional to the series combination of the on-chip and off-chip resistors, but the circuit's dominant pole is now at a low enough frequency that the circuit is no longer unstable. The disadvantage of using a portion of the resistor on-chip is that it makes the  $g_{\rm m}$  reference generator susceptible to resistor variation; this is 51 typically addressed with post-silicon trimming, which is costly and undesirable for mass production.

To address these shortcomings, we recently proposed a new constant  $g_m$  reference current generator that depends solely on an off-chip, high-precision resistor [7]. It is inherently stable, without the need for a compensation capacitor, an on-chip resistor, or extra circuitry that would diminish its robustness to process variation and device mismatch. In this paper, we analyze our  $g_{\rm m}$  reference current generator's sensitivity to process variations as well as device mismatch in comparison to that of a conventional architecture. Also, we present a complete, formalized design methodology for our proposed  $g_{\rm m}$  reference circuit. Finally, we identify and address practical implementation concerns. For completeness, we also include our previously-presented experimental results from [7].

# II. CONVENTIONAL $g_M$ REFERENCE

Figure 1a shows the split resistor (split R) implementation 68 of a constant  $g_m$  reference current generator, which uses an 69 on-chip resistor to stabilize the loop. Both branches in Fig. 1a 70 carry the same amount of current and transistors M<sub>3,4</sub> are 71 of the same size, while  $M_1$  is *M* times larger than  $M_2$ . 72 The voltage across the resistor R (the series combination of 73 resistors r and R-r) is the difference between the gate-source 74 voltages of  $M_2$  and  $M_1$  and will produce the bias current ( $I_{ref}$ ). 75 The bias current and the transconductance are calculated as 76

$$I_{\rm ref} = \frac{1}{R^2} \left( 1 - \frac{1}{\sqrt{M}} \right)^2 \frac{2}{\mu_{\rm n} C_{\rm ox} W/L}, \qquad (1) \quad 77$$

$$v_{m1} = \frac{2}{R} \left( 1 - \frac{1}{\sqrt{M}} \right),$$
 (2) 78

where W, L,  $\mu_n$  and  $C_{ox}$  are respectively the width, length, 79 electron mobility, and oxide capacitance of M<sub>2</sub>. As Eqn. 2 80

1549-8328 © 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

g

19

AQ:2

AQ:3

44

45

46

47

48

49

50

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

88

91

94

96



Fig. 1. Constant  $g_m$  reference current generators: (a) conventional, split R implementation (b) the proposed structure.

shows,  $g_{m1}$  is dependent only on the resistance, R, and transistor sizing ratios. It would be robust to process variation, save for the on-chip r being part of the total resistance. But r is necessary to keep this circuit stable, as we show with the following analysis.

The loop  $L_1$  in Fig. 1a has one dominant zero and one dominant pole (see derivation in Section A of Appendix):

$$\omega_{z1} = \frac{1}{(R-r)C}$$
,  $\omega_{p1} = \frac{1+g_{m1}R}{1+g_{m1}r} \cdot \omega_{z1}$ , (3)

where *C* is the parasitic off-chip capacitor. The loop gain  $(A_v(s))$  is calculated as

$$A_{\rm v}(s) = A_0 \frac{(1 - s/\omega_{\rm z1})}{(1 - s/\omega_{\rm p1})} , \quad A_0 = \frac{M}{3\sqrt{M} - 2}.$$
 (4)

As shown in Eqn. 53 in Section A of the Appendix, the loop gain at high frequencies is

$$A_{\rm v}(|s| \gg \omega_{\rm p1}) = \frac{\sqrt{M}}{1 + g_{\rm m1}r} \tag{5}$$

If r = 0, then Eqn. 5 can be simplified to

$$A_{\rm v}(|s| \gg \omega_{\rm p1}) = \sqrt{M},\tag{6}$$

which is higher than unity because M is always higher than 97 unity. As illustrated in Fig. 2a, this happens because  $\omega_{z1}$  causes 98 the gain to increase beyond unity while the loop phase is close 99 to zero. The loop has a positive gain so a loop phase equal 100 to zero will cause instability, this happens at high frequencies 101 where the pole and zero cancel each other's phases and the 102 loop phase will become zero. To ensure that the circuit is 103 stable, we need a non-zero value of r, specifically 104

$$r > \frac{R}{2}\sqrt{M}.$$
 (7)

This helps because the on-chip portion of the resistor gives us the leverage to move the pole to a lower frequency while the zero frequency remains the same. As shown in Fig. 2b, this can prevent instability by keeping the high frequency loop gain below unity. The cost of this approach is that the resulting transconductance is susceptible to variations in the value of r.



Fig. 2. Bode plot sketch of the loop gain: (a) non-compensated (b) conventional, split R implementation (c) the proposed structure.

# III. PROPOSED $g_m$ REFERENCE

Figure 1b shows a simplified schematic of our proposed  $g_{\rm m}$ 113 current reference generator. The transistor sizing is the same 114 as in Fig. 1a, and the resistor R is implemented completely 115 off-chip. This means that the value of R in Eqn. 1 and Eqn. 2 116 can be tightly controlled with precision components, which 117 leads to a more accurate  $I_{ref}$  and  $g_{m1}$ . Our proposed structure 118 includes a new component, Rbig. This is a large resistor which, 119 together with the parasitic capacitance on the gate of transistor 120 M<sub>4</sub>, creates a dominant pole that starts decreasing the gain at 121 low frequencies and stabilizes the circuit. While  $R_{\text{big}}$  must 122 be large enough (see Section III-B) for this scheme to work, 123 it does not have to be precisely controlled, and the reference 124 current or transconductance value that the  $g_{\rm m}$  circuit produces 125 is independent of the absolute value of  $R_{\text{big}}$ . 126

#### A. Loop Gain Analysis

With the introduction of a new pole,  $\omega_{p2}$ , due to  $R_{big}$ , the loop gain of our proposed structure can be written as

$$A_{\rm v}(s) = A_0 \frac{(1 - s/\omega_{\rm z1})}{(1 - s/\omega_{\rm p1})(1 - s/\omega_{\rm p2})}, \quad A_0 = \frac{M}{3\sqrt{M} - 2}, \quad (8) \quad {}_{130}$$

where

$$\omega_{z1} = \frac{1}{RC}$$
,  $\omega_{p1} = (1 + g_{m1}R)\omega_{z1}$ ,  $\omega_{p2} = \frac{1}{R_{big}C_{p3}}$ . (9) 132

The  $C_{p3}$  in Eqn. 9 stands for the parasitic capacitor at node 3 133 and is mainly produced by the gate-source capacitance of  $M_4$ . 134 High values of  $R_{\text{big}}$  lead to  $\omega_{p2}$  smaller than  $\omega_{z1}$  and provide a 135 stable system with the Bode plot shown in Fig. 2c. Rbig can be 136 implemented with a transistor that does not add considerable 137 amount of area. The Rbig resistor does not consume any DC 138 current, and, as we discuss in the following section, it is biased 139 with circuitry that is already present in the conventional  $g_{\rm m}$ 140 reference circuit. As such, our proposed structure does not cost 141 any extra power consumption. 142

## B. Implementing R<sub>big</sub>

As we saw from the loop gain analysis, we can ensure that  $_{144}$  our circuit remains stable provided the  $\omega_{p2}$  pole occurs at a  $_{145}$ 

112

127

131

lower frequency than the  $\omega_{z1}$  zero. Designing  $\omega_{p2}$  close to  $\omega_{z1}$ 146 would jeopardise the circuit's stability, because imperfections 147 in the fabrication process could swap their relative locations 148 (i.e. place  $\omega_{z1} < \omega_{p2}$ ). Pushing the  $\omega_{p2}$  to lower frequencies 149 guarantees a high safety margin the stability, but it slows down 150 the start-up behavior. Given this trade-off between stability and 151 speed, we found empirically that a reasonable margin of safety 152 requires 153

$$\omega_{\rm z1}/\omega_{\rm p2}\gtrsim 5. \tag{10}$$

Since  $C_{p3}$  is a parasitic capacitance that depends on the size of M<sub>4</sub>, the resistance R<sub>big</sub> is the only free design parameter that affects the ratio of  $\omega_{z1}$  to  $\omega_{p2}$ . With typical values of R<sub>big</sub> falling in the M $\Omega$  range, this resistor would consume a lot of area if it were implemented on chip as a poly-resist component. A more area-efficient solution is to implement R<sub>big</sub> as a triode-region transistor.

Figure 3a illustrates this idea, with the triode-region transis-162 tor M<sub>res</sub> providing a pseudo-resistor implementation of R<sub>big</sub>. 163 The challenge of this approach lies in how to generate an 164 appropriate bias voltage, denoted by the V<sub>bat</sub> battery between 165 the source and gate of M<sub>res</sub>. If the M<sub>res</sub> source-gate voltage 166 is too small, it will be pushed into the subthreshold region, 167 which would result in a resistor in the G $\Omega$  range [8]. This 168 is not suitable for our application, because it will produce a 169  $\omega_{p2}$  pole that has a very low frequency that slows down the 170 start-up process. 171

To ensure that  $M_{res}$  operates just above the subthreshold region, we can bias its gate with a modified version of the low voltage cascode bias circuit that was first introduced by Minch [9]; the simplified version is shown in Fig. 3b and will be studied in more detail in section VI. With this cascode biasing circuit, the source-gate voltage of  $M_{res}$  is

$$V_{\rm SG,Mres} = V_{\rm b4} - V_{\rm b3},$$
 (11)

where  $V_{b4}$  is the voltage produced by the diode connected transistor M<sub>3</sub> and can be calculated as

 $V_{\rm b4} = V_{\rm DD} - V_{\rm SG,M3}.$  (12)

Also,  $V_{b3}$  is given by

154

178

181

182

183

184

189

$$V_{b3} = V_{DD} - V_{eff,M9} - V_{SG,M7}$$
  
=  $V_{DD} - V_{eff,M9} - V_{SG,M3}$ , (13)

where we have used the fact that transistors  $M_4$  and  $M_7$  have the same size and the same amount of drain source current. Substituting Eqns. 12 and 13 into Eqn. 11, the source gate voltage of  $M_{res}$  is

$$V_{\rm SG,Mres} = V_{\rm eff,M9} \tag{14}$$

Now, transistor M<sub>9</sub> is the same size as M<sub>3</sub>, but it carries twice the drain source current. This implies  $V_{\text{eff},M9} = \sqrt{2}V_{\text{eff},M3} = \sqrt{2}V_{\text{eff}}$ . So, the effective voltage of M<sub>res</sub> can be written as

$$V_{\rm eff,Mres} = \sqrt{2}V_{\rm eff} - V_{\rm th} \tag{15}$$

Let us assume that the technology has the necessary voltage headroom to keep  $V_{SG,Mres}$  higher than the threshold voltage



Fig. 3. The proposed implementation of  $R_{big}$ : (a) hypothetical implementation using a battery (b) practical implementation using a bias voltage.

so that we can avoid the sub-threshold region. This is particularly important because sub-threshold might lead to a very high resistor value which might not be desirable. The current versus voltage formula for the triode region is 200

$$I_{\rm DS} = \mu_{\rm p} C_{\rm ox} \frac{W}{L} V_{\rm eff, Mres} V_{\rm DS}$$
(16) 201

202

207

so the resistance  $R_{\text{big}}$  is calculated as

$$R_{\rm big} = \frac{1}{\mu_{\rm p} C_{\rm ox} \frac{W}{L} (\sqrt{2} V_{\rm eff} - V_{\rm th})}.$$
 (17) 20:

The parasitic capacitor at node 3 is mostly produced by the  $_{204}$  gate-source of  $M_4$  which can be calculated as  $_{205}$ 

$$C_{\rm p3} = 2/3W_{\rm M4}L_{\rm M4}C_{\rm ox}.$$
 (18) 206

So, the  $\omega_{p2}$  can be calculated as

$$\omega_{\rm p2} = \mu_{\rm p} \frac{W_{\rm Mres}}{L_{\rm Mres}} \frac{3}{2W_{\rm M4}L_{\rm M4}} (\sqrt{2}V_{\rm eff} - V_{\rm th}). \tag{19}$$

Now, we can calculate the size of  $M_{res}$  based on Eqn. 10: 209

$$\frac{W_{\rm Mres}}{L_{\rm Mres}} < \frac{2W_{\rm M4}L_{\rm M4}}{15RC\mu_{\rm p}(\sqrt{2}V_{\rm eff} - V_{\rm th})}.$$
 (20) 210

To avoid instability due to temperature variation, the W/L <sup>211</sup> ratio of M<sub>res</sub> must be chosen well within this allowable range. <sup>212</sup>

To design our proposed  $g_{\rm m}$  reference circuit (Fig. 3b) for <sup>215</sup> a given current and/or transconductance value, the first step <sup>216</sup> <sup>217</sup> is to determine the W/L ratio of the primary transistor (that <sup>218</sup> is, transistor M<sub>2</sub>). This is typically derived from voltage head-<sup>219</sup> room constraints. And from the W/L ratio, we can calculate <sup>220</sup> the size of *R* and a convenient value for the ratio *M* (to size <sup>221</sup> transistor M<sub>1</sub>) via Eqn. 1. These first few steps in the design <sup>222</sup> procedure are common to our architecture and to the more <sup>223</sup> conventional  $g_m$  reference architectures [2], [3], [6], [10].

Transistors  $M_{3,4}$  should be sized so that their effective voltage is larger than  $V_{\text{th}}/\sqrt{2}$ . Specifically, we choose

226

238

254

$$\frac{W_{\rm M3}}{L_{\rm M3}} < \frac{4I_{\rm ref}}{V_{\rm th}^2 \mu_p C_{\rm ox}}.$$
(21)

This ensures that the modified Minch structure (transistors  $M_6$  to  $M_9$  of Fig. 3b) biases  $M_{res}$  to operate in the above threshold region.

The transistors in the modified Minch structure are sized based on the main  $g_m$  reference circuit: transistors  $M_{5,6}$  are the same size as transistor  $M_2$ ; transistors  $M_{7,9}$  are the same size as  $M_{3,4}$ . Also, following [9], transistor  $M_8$  is sized much larger than  $M_{3,4}$ .

Finally, we size  $M_{res}$  to meet the Eqn. 20 constraint, repeated here for clarity:

237 
$$\frac{W_{\rm Mres}}{L_{\rm Mres}} < \frac{2W_{\rm M4.}L_{\rm M4}}{15RC\mu_{\rm p}(\sqrt{2}V_{\rm eff} - V_{\rm th})}.$$
 (22)

# V. SENSITIVITY ANALYSIS

The reference current is a function of process variations 239 and mismatch. Process variations refers to the deviations that 240 happens for all devices on the chip and the mismatch refers 241 to the differences between the devices. Our analysis below 242 shows that the reference current deviations are dominantly 243 imposed by process variations and mismatch effect is negligi-244 ble. We also do a comparison and show that the proposed 245 is 50% less sensitive than the Split R structure in design 246 technology. 247

# 248 A. Process Variations

Looking at Eqn. 1, the output current is a function of resistor,  $\beta$  (= 1/2 $\mu_n C_{ox}$  W/L), and *M*. Because *M* is a ratio and not an absolute value, it is just showing up in our mismatch calculations. Considering process variation, the proposed structure is only affected by  $\beta$ :

 $\sigma_{\frac{\Delta I_{\text{ref}}}{I_{\text{ref}}}}^2 = \sigma_{\frac{\Delta I_{\text{ref}}}{I_{\text{ref}}}}^2 \Big|_{\beta, \text{process}}$ (23)

while the conventional structure suffers from both  $\beta$  and on-chip resistor variation:

$$\sigma_{\frac{\Delta I_{\text{ref}}}{I_{\text{ref}}}}^2 = \sigma_{\frac{\Delta I_{\text{ref}}}{I_{\text{ref}}}}^2 \Big|_{\beta,\text{process}} + \sigma_{\frac{\Delta I_{\text{ref}}}{I_{\text{ref}}}}^2 \Big|_{r,\text{process}}$$
(24)

In the 0.18  $\mu$ m CMOS technology we used,  $\beta$  for a large square device has a standard deviation of

$$A_{\beta, \text{process}} = 0.444 \,\mu m. \tag{25}$$

TABLE I SIMULATION CONDITION FOR SENSITIVITY ANALYSIS OF FIG. 1a.b Circuits

Device Name	Device Size			
M1	$6 \times (1 \times 7.5 \mu m)/15 \mu m$			
M2	$2 \times (1 \times 7.5 \mu m)/15 \mu m$			
M3	$8 \times (1 \times 2.5 \mu m)/10 \mu m$			
M4	$8 \times (1 \times 2.5 \mu m)/10 \mu m$			
R	$5742\Omega$			
r	$2871\Omega$			

According to Eqn. 57 in Section B of Appendix, the reference current deviation because of this is calculated as

$$\sigma_{\frac{\Delta I_{\text{ref}}}{I_{\text{ref}}}}^2 \bigg|_{\beta, \text{process}} = \frac{A_{\beta, \text{process}}^2}{W \times L}$$
(26) 26

For a 15  $\mu$ m/15  $\mu$ m device, the normalized standard deviation is calculated as 0.0296.

As calculated in Eqn. 62 in Section B of Appendix, deviations in the on-chip portion of the resistor can be calculated as

$$\sigma_{\frac{\Delta I_{\text{ref}}}{I_{\text{ref}}}}^2 \bigg|_{r,\text{process}} = \left(\frac{A_{r,\text{process}}}{W}\right)^2 \cdot \left(2\frac{r}{R}\right)^2 \tag{27}$$

in which  $A_{r,process}$  refers to the process variations modeled as the physical deviation in the width of the resistors ( $\Delta W$ ); in our technology its value is 270

$$A_{\rm r, process} = 0.06 \mu m.$$
 (28) 273

For the split R structure, assuming the least on-chip portion of 50% (Eqn. 7), the normalized standard deviation based on Eqn. 27 is calculated as 0.030. In practice, some safety margin seems necessary so the on-chip portion should be higher than 50% which leads to even higher deviations.

To match the calculation and the simulation results, the two circuits presented in Fig. 1a,b were designed with the table I device sizes. 281

We performed Monte-Carlo simulations and just included 282 the process variations. The normalized standard deviation of 283 the current produced by figure 1b is 0.022 which is close to 284 the 0.0296 calculated above. Note that this structure uses a 285 high precision off-chip resistor and hence the  $\beta$  variations are 286 the only factor. The normalized standard deviation caused by 287 the process variations in the resistor is 0.027 which is also 288 close to the 0.03 calculated above. 289

### B. Mismatch

Section C of appendix uses Pelgrom law [5] and calculates the current deviation caused by mismatch in the NMOSs ( $M_1$  and  $M_2$ ): 293

$$\sigma_{\frac{\Delta I_{\rm ref}}{I_{\rm ref}}}^2 \bigg|_{\rm NMOS} = \frac{A_{\beta,\rm n}^2}{W \times L} \cdot \frac{M + 1/M}{\left(\sqrt{M} - 1\right)^2}$$
<sup>294</sup>

$$+\frac{A_{\text{Vth,n}}^{2}}{W \times L} \cdot \frac{(M^{2}+M)(\beta R)^{2}}{\left(\sqrt{M}-1\right)^{4}}.$$
 (29) 296

TABLE II PELGROM COEFFICIENTS OF THE USED 0.18 µM CMOS TECHNOLOGY

Parameter	Value			
$A_{\beta,n}$	$0.0098 \ \mu m$			
$A_{Vth,n}$	9.24 ×10 <sup>-3</sup> $V\mu m$			
$A_{\beta,p}$	$0.0094 \ \mu m$			
$A_{\rm Vth,p}$	5.47 ×10 <sup>-3</sup> $V\mu m$			
$\beta_n$	95 ×10 <sup>-6</sup> $V^2/A$			

The mismatch produced by the PMOS is calculated as

$$\sigma_{\frac{\Delta I_{\text{ref}}}{I_{\text{ref}}}}^2 \bigg|_{\text{PMOS}} = A_{\beta,p}^2 \frac{1}{W \times L} + A_{\text{Vth},p}^2 \frac{2/V_{\text{eff}}}{W \times L}$$
(30)

The Pelgrom coefficients of our technology are listed in 298 table II. The effective voltage of the PMOS is 1.128 V based 299 on simulations, so the overall standard deviation of current 300 based on mismatch is calculated as: 301

$$\sigma_{\frac{\Delta I_{\rm ref}}{I_{\rm ref}}}^2 \bigg|_{\rm mismatch} = 0.004 \tag{31}$$

which is close to 0.0034 produced by the simulation results. 303 This is 7 times lower than the process variations of the 304 proposed structure so the process variations has a dominant 305 effect. 306

#### VI. FULL IMPLEMENTATION OF PROPOSED $g_m$ Reference 307

#### A. Cascode Implementation 308

296

302

Figure 4 shows the cascode implementation of the proposed 309 design which is composed of four sections. The core bias 310 circuit has the structure of Fig. 1b with the addition of cascode 311 transistors  $(M_{1b}, M_{2b}, M_{3b}, and M_{4b})$  to decrease the channel 312 length modulation on the mirroring transistors (M1a, M2a, M3a, 313 and M<sub>4a</sub>). 314

Two sections in Fig. 4 implement Minch structure [9] for 315 providing biasing voltages ( $V_{b2}$  and  $V_{b3}$ ) for the cascode 316 transistors  $M_{1b}$  and  $M_{2b}$  as well as  $M_{3b}$  and  $M_{4b}$ . At the  $V_{b2}$ 317 bias generation, M<sub>13a,b</sub> and M<sub>14a,b</sub> mirror the current of the 318 core bias circuit. Let us say we size all transistors in the main 319 branches of the circuit (M1a,b, M2a,b, M3a,b, and M4a,b) so 320 that they have the same effective voltage. M<sub>10</sub> has the same 321 size as the M<sub>2a</sub> but is carrying 2X current (currents mirrored 322 by  $M_{13a}$  and  $M_{14a}$  passes through it). We define the effective 323 voltage as the difference of the gate-source voltage and the 324 threshold voltage, we will have 325

$$V_{\rm eff,M10} \simeq \sqrt{2} V_{\rm eff,M2a} = \sqrt{2} V_{\rm eff,NMOS}.$$
 (32)

The voltage at node A is the difference between gate-source 327 voltages of M<sub>10</sub> and M<sub>11</sub>: 328

329

326

334

 $V_A = V_{\text{GS},\text{M10}} - V_{\text{GS},\text{M11}}$ 

The transistors have the same threshold voltage so 330

$$V_A = V_{\text{eff},\text{M10}} - V_{\text{eff},\text{M11}}.$$
 (34)

M<sub>11</sub> is N times larger than M<sub>10</sub> while carrying half of the 332 current, so its effective voltage is: 333

$$V_{\rm eff,M11} = \frac{V_{\rm eff,M10}}{\sqrt{2N}}.$$
(35)

$$V_A \simeq V_{\rm eff,M10}.$$
 (36) 3

Substituting Eqn.32 into Eqn. 36 we have

$$V_A \simeq \sqrt{2} V_{\rm eff, NMOS}.$$
 (37) 339

 $M_{12}$ ,  $M_{1b}$ , and  $M_{2b}$  are of the same size and carry the same amount of current, hence have identical gate-source voltages. The b<sub>2</sub> node voltage could be calculated as

$$V_{\rm b2} = \sqrt{2} V_{\rm eff, NMOS} + V_{\rm GS, M2b}.$$
 (38) 343

Applying this voltage to the gate of M<sub>1b</sub> and M<sub>2b</sub> pro-344 vides  $\sqrt{2V_{\text{eff,NMOS}}}$  drain-source voltage for M<sub>2a</sub> to stay in 345 saturation. 346

Note that in original Minch structure, the current passing 347 through  $M_{13a,b}$  is negligible compared to  $M_{14a,b}$  current, so the 348 current passing through  $M_{10}$  is almost equal to that of  $M_{2a}$ . 349 Consequently, the drain-source voltage provided for M<sub>2a</sub> is 350 exactly equal to  $V_{\text{eff}}$ . We make  $M_{13a,b}$  and  $M_{14a,b}$  currents 351 equal to be able to get a higher drain-source voltage for M<sub>2a</sub>, 352 this will further decrease the channel length modulation and 353 help us get better matching results. For a more limited voltage 354 headroom, the original Minch structure is recommended. 355

The same situation happens in the Minch V<sub>b3</sub> bias genera-356 tion section by choosing M<sub>8</sub> as a big size near sub-threshold 357 driven device which sets the node B voltage to 358

$$V_{\rm B} = V_{\rm DD} - \sqrt{2V_{\rm eff, PMOS}} \tag{39}$$

which leads to

$$V_{\rm b3} = V_{\rm DD} - (\sqrt{2}V_{\rm eff, PMOS} + V_{\rm SG, M4b}).$$
 (40) 36

### B. Startup Circuit

(33)

The circuit has two states, one with  $I_{ref}$  equal to the value 363 defined by Eqn. 1 and the other with zero current. To make 364 sure we do not end up with the latter, we use the start-up 365 circuit that changes the state to the desired one and then turns 366 off to have a minimal effect on the main circuit. Looking 367 at the start-up section in Fig. 4, if node b<sub>1</sub> voltage is zero 368 (undesirable state),  $M_{s2}$  acts as a resistive load for  $M_{s1}$  so that 369 they make an inverter with a '0' input that turns on M<sub>s3</sub> and 370  $M_{s4}$ ; these then turn on  $M_{3a,b}$  and  $M_{4a,b}$  and flow current into 371 the branches and increase the  $b_1$  and  $b_2$  node voltages to the 372 desirable state. 373

The next step is to turn off the start-up circuit. M<sub>s2</sub> is a small 374 size device acting as a resistor; once the circuit is back to its 375 normal operation, b<sub>1</sub> node voltage goes high, M<sub>s1</sub> turns on and 376 sets the node D voltage to zero and turns off  $M_{s3}$  and  $M_{s4}$  to 377 prevent them from affecting the circuit normal operation. 378

#### VII. DESIGN EXAMPLE

A sample circuit is implemented in 0.18  $\mu$ m CMOS tech-380 nology. Because of technology limitations, we had to modify 381 the implementations in two ways: 382

(1) Limited voltage headroom does not allow us to have the 383 exact R<sub>big</sub> implementation provided above. We had to increase 384

338

340

341

342

360



Fig. 4. The transistor-level implementation of the proposed structure.

the size of cascode devices  $(M_{1b}, M_{2b}, M_{3b}, and M_{4b})$  so that they are closer to subthreshold region. This gives us the chance to keep  $M_{res}$  in active region and provide drain-source voltage for  $M_{1a}, M_{2a}, M_{3a}$ , and  $M_{4a}$ .

(2) We had to connect the body of transistor  $M_{1a}$  to the ground so there is a mismatch between the threshold voltage of  $M_{1a}$  and  $M_{2a}$ . This adds to the deviation but works in favor of the conventional structure because it decreases the effective transconductance of  $M_{1a}$  ( $g_{m1a} - g_{m1a,b}$  with  $g_{m1a,b}$  as the body effect transconductance) and helps us keep majority of resistor off-chip.

<sup>396</sup> *M* is chosen to be 3 which means that  $M_{1a}$  is 3 times larger <sup>397</sup> than  $M_{2a}$ ; this is achieved by choosing a multiplier of 3 for <sup>398</sup>  $M_{1a}$  in order to obtain acceptable matching. *R* is chosen to be <sup>399</sup> 5.7 k $\Omega$  which provides 40.6  $\mu$ A reference current.

M<sub>res</sub> (in Fig. 4) implements the R<sub>big</sub> in Fig. 1b and 400 401 has a resistance of 2.7 M $\Omega$ ; the parasitic capacitance at node 3 is equal to 842 fF which yields a pole frequency 402 of 491 krad/s (78 kHz). This is lower than the zero frequency 403 of 3.5 Mrad/s (557 kHz) considering an off-chip parasitic 404 capacitor C of 50 pF. To have a fair comparison, a split 405 structure has been implemented with all device sizing similar 406 to Fig. 4. The only difference is removal of the M<sub>res</sub> and 407 addition of 30% of the resistance on-chip ( $r = 1.7 \text{ k}\Omega$ , 408  $R-r = 4 \text{ k}\Omega$ ). These values will not satisfy Eqn. 7 but the 409 loop gain has a below unity value because of the body effect 410 of  $M_{1a}$  which decreases the  $g_{m1a}$ . The split also has been 411 simulated with r = 0 to implement a non-compensated loop. 412 Figure 5 shows the simulation results for the loop gain and 413 phase considering 50 pF parasitic off-chip capacitor for all 414 three cases. The gain for the non-compensated loop exceeds 415 unity at frequencies higher than 300 kHz while it always stay 416 below unity for the two other cases. 417

According to Eqn. 9,  $\omega_{z1}$  is a function of *R* and *C*. *R* is the off-chip resistor and its value should be highly fixed so its variations will not be considerable. *C* is the total parasitic caps connected to the source of M<sub>1</sub> in Fig. 1; the two main contributors are the electrostatic discharge (ESD) protection and the parasitics from the board. Typical ESD caps for



Fig. 5. Bode plot of the amplitude and phase of the loop gain for all three structures. The  $g_m$  reference circuit has a positive feedback, so a phase of zero with a gain higher than unity can lead to instability. From the Bode plot of the uncompensated structure, we observe that there will be oscillation at around 400 kHz, since the gain at this frequency is higher than one and phase is almost zero. The split R and our novel structure both keep the gain below unity, and so are stable.

0.18  $\mu$ m CMOS are around 4 pF for an analog pin. The 424 parasitic cap for a 3 cm long trace with a width of 1 mm 425 is 3.6 pF in a typical PCB technology that uses FR4 board 426 material [11]. It can be said that the value of C is lower 427 than 8 pF. Use of a ceramic resistor for R does not add 428 much to the parasitic cap but we foresaw use of potentiometers 429 because this design is the initial prototype. We chose AD5121, 430 a digital potentiometer produced by Analog Devices. The 431 parasitic capacitance on the terminal for this particular device 432 is 25 pF and we included this in our design. So, worst case 433 parasitic capacitor is no more than 33 pF and assuming 50 pF 434 parasitic cap provides a good safety margin. We finally ended 435 up using typical resistors and did not use a potentiometer 436 in the testing process. The device sizing is summarized in 437 table III. 438

In order to characterize the mismatch and process variations 439 sensitivity, Monte-Carlo simulations has been performed on 440

TABLE III Design Example Device Sizes: Multiplier  $\times$  (Fingers  $\times$  W) / L

Device	Size	Device	Size	Device	Size
M <sub>1a</sub>	$6 \times (1 \times 7.5 \mu m)/15 \mu m$	M <sub>10</sub>	$2 \times (1 \times 7.5 \mu m)/15 \mu m$	$M_{5a}, M_{6a}$	$2 \times (1 \times 7.5 \mu m)/15 \mu m$
M <sub>2a</sub>	$2 \times (1 \times 7.5 \mu m)/15 \mu m$	M <sub>11</sub>	$24 \mu m / 0.35 \mu m$	$M_{5b}, M_{6b}$	$7.5 \mu m/0.35 \mu m$
M <sub>1b</sub> , M <sub>2b</sub>	$7.5 \mu m / 0.35 \mu m$	M <sub>12</sub>	$3\mu m/0.35\mu m$	M <sub>7</sub>	$4\mu m/0.3\mu m$
$M_{3b}, M_{4b}$	$4\mu m/0.3\mu m$	$M_{13b}, M_{14b}$	$4 \mu m / 0.3 \mu m$	M <sub>8</sub>	$32 \mu m/0.3 \mu m$
M <sub>3a</sub> , M <sub>4a</sub>	$8 \times (1 \times 2.5 \mu m)/15 \mu m$	$M_{13a}, M_{14a}$	$8 \times (1 \times 2.5 \mu m)/15 \mu m$	M <sub>9</sub>	$8 \times (1 \times 2.5 \mu m)/15 \mu m$
M <sub>res</sub>	$0.22 \mu m/4 \mu m$	M <sub>s1</sub>	$0.35 \mu m / 0.35 \mu m$	M <sub>s3</sub>	$4\mu m/0.35\mu m$
R	$5742\Omega$	M <sub>s2</sub>	$0.22 \mu m/4 \mu m$	M <sub>s4</sub>	$4\mu m/0.35\mu m$



Fig. 6. Monte-Carlo simulation results: (a) split R implementation (b) the proposed structure.

the conventional split R and the proposed design. Figure 6a 441 and 6 (b) show the results for 200 iterations. The proposed 442 structure has lower dispersion compared to the split R which 443 leads to 31% reduction in the standard deviation. Section V 444 calculates a value of 25% which is close to the predicted value. 445 The main reason for the mismatch can be the body effect of 446  $M_{1a}$ . This improvement is the result of removing the on-chip 447 part of the resistor which results in higher precision. 448

### VIII. MEASUREMENT RESULTS

449

Both the split R and the proposed structure were fabricated on the same chip in a 0.18  $\mu$ m CMOS technology, each occupying an area of 0.13 × 0.24 mm<sup>2</sup>. Figure 7a shows the layout implementation of the proposed structure. The layout for the conventional, split R structure has the same size with little differences.

The die micrograph is shown in Fig. 7b. The target reference 456 current is 40.6  $\mu$ A and measurement results of the sample 457 chip show 42.1  $\mu$ A for the split-R structure and 51.2  $\mu$ A for 458 the proposed structure. The source of this discrepancy is the 459 physical distance between the proposed circuit and ground. 460 Figure 7b shows the distance between the proposed circuit and 461 ground is considerably higher than for the conventional one. 462 Hence, the trace connecting proposed design to the ground 463 produces a non-zero voltage due to its resistive voltage drop. 464 In other words, the voltage of the ground connected to the 465 bottom of R (Fig. 4) is still zero (because of the short distance) 466 while all other grounds are connected to a biased ground with 467 the voltage of some few millivolts. The voltage across R is 468



Fig. 7. The implementation (a) layout of the proposed reference current generator in 0.18  $\mu$ m technology (b) the die micrograph of the fabricated chip.

now calculated as

$$V_{\rm R} = V_{\rm GND,2a} + V_{\rm GS,2a} - V_{\rm GS,1a} - V_{\rm GND,R}$$
(41) 47

in which  $V_{\text{GND},2a}$  defines the voltage of the ground connected to the source of M<sub>2a</sub> and  $V_{\text{GND},R}$  defines the voltage of the ground connected to the bottom of R. Consequently, the voltage across *R* is approximated to 471

$$V_{\rm R} = V_{\rm GS,2a} - V_{\rm GS,1a} + V_{\rm GND,2a}.$$
 (42) 47

This  $V_{\rm R}$  is higher than the designated voltage and increases 476 the reference current produced by the proposed circuit. Sim-477 ulations in the presence of a resistive voltage drop shows 478 the proposed current bias generator will produce a current of 479 50.92  $\mu$ A, which is close to the measured current of 51.2  $\mu$ A. 480 The conventional design is placed close to the chip ground and 481 does not suffer this problem. This can be solved in a careful 482 design which places the bias current generator block close to 483 the chip ground or specifies a separate ground for it. 484

# IX. CONCLUSION 485

A new proposed structure for implementing a constant  $g_{\rm m}$  reference bias generator is presented that does minimum 486

changes on the conventional circuit, keeps the structure stable
and alleviates the sensitivity to the on-chip resistor deviations. This decreases the reference current deviations by 31%
according to the simulation results. Implementation shows
that the proposed structure is stable and provides a constant
current.

# FUTURE WORK

By removal of the on-chip resistor potion, purely Off-chip 495 resistors with different temperature coefficients can be used 496 which can provide a temperature-independent current or 497 transconductance. Also, the proposed can be used for bandgap 498 voltage or current references that are intended to be pro-499 portional to absolute temperature (PTAT) or complementary 500 to absolute temperature (CTAT) or temperature independent 501 by use of purely off-chip resistors with any desired thermal 502 coefficient. 503

# Appendix A

# CALCULATIONS

## 506 A. Loop Gain Calculations

In order to calculate the loop gain, we use the T model of the MOSFET; this is a straightforward model especially for common-source transistors. The important thing is to make sure the current passing through the gate is zero. First, we calculate the small signal current going through the drain of  $M_1$  (*i*<sub>ref</sub>). The impedance connected to source of  $M_1$  in Fig. 8 is calculated as

514 
$$z' = \frac{rC(R-r)s + R}{C(R-r)s + 1}$$
(43)

515 So, the impedance z (shown on Fig. 8 is calculated as:

516 
$$z = \frac{1}{g_{m1}} + z' = \frac{1}{g_{m1}} + \frac{rC(R-r)s + R}{C(R-r)s + 1}$$
  
517  $= \frac{1}{g_{m1}} \cdot \frac{C(R-r)s + 1 + g_{m1}rC(R-r)s + g_{m1}R}{C(R-r)s + 1}$  (44)

518 which can be simplified to

$$z = \frac{1}{g_{m1}} \cdot \frac{C(g_{m1}r+1)(R-r)s + g_{m1}R + 1}{C(R-r)s + 1}$$
(45)

Assuming zero current going through the gate of  $M_1$ :

$$g_{m1}(v_{g} - v_{s}) = \frac{v_{s}}{z'} \Longrightarrow g_{m1}v_{g} = (g_{m1} + \frac{1}{z'})v_{s} \Longrightarrow v_{s}$$

$$g_{m1}\frac{z'}{g_{m1}z' + 1}v_{g} \qquad (46)$$

523 The  $v_{gs}$  is calculated as

$$v_{\rm gs} = v_{\rm g} - v_{\rm s} = \frac{1}{g_{\rm m1}} \cdot \frac{1}{z' + 1/g_{\rm m1}} v_{\rm g}$$
 (47)

knowing  $v_{\rm g}$  is equal to  $v_{\rm in}$ , we can recalculate Eqn. 47:

$$v_{\rm gs} = \frac{1}{g_{\rm m1}} \cdot \frac{1}{z' + 1/g_{\rm m1}} v_{\rm in}$$
 (48)

Looking at Fig. 8, the  $i_{ref}$  is produced by  $g_{m1} v_{gs}$ :

<sup>528</sup> 
$$i_{\text{ref}} = g_{\text{m1}}v_{\text{gs}} = \frac{1}{z' + 1/g_{\text{m1}}}v_{\text{in}} = \frac{1}{z}v_{\text{in}}$$
 (49)



Fig. 8. Loop gain analysis equivalent circuit, we are using a T-Model of MOS no current should pass through the gate of M1.

This current is mirrored by  $M_3$  and  $M_4$  and goes to the output stage (M<sub>2</sub>) which has a resistance of  $1/g_{m2}$ , it then produces the output voltage of 531

$$v_{\rm out} = \frac{1}{g_{\rm m2}} \cdot \frac{1}{z} v_{\rm in} \tag{50}$$

533

541

The open loop gain is calculated as

$$A_{\rm v}(s) = \frac{v_{\rm out}}{v_{\rm in}} = \frac{1}{g_{\rm m2}} \cdot \frac{1}{z} v_{\rm in}$$
<sup>534</sup>

$$= \frac{1}{g_{m2}} \times g_{m1} \frac{C(R-r)s+1}{C(g_{m1}r+1)(R-r)s+g_{m1}R+1}$$

$$= \frac{g_{m1}}{C(R-r)s+1}$$
(51) 536

$$= \frac{1}{g_{m2}} \frac{1}{C(g_{m1}r+1)(R-r)s + g_{m1}R + 1}$$
(31) 538

We know  $M_1$  and  $M_2$  carry the same current while  $M_1$  is M times larger than  $M_2$ , so the first fraction in Eqn. 51 is equal to  $\sqrt{M}$ . We simplify the loop gain as

$$A_{\rm v}(s) = \frac{\sqrt{M}}{g_{\rm m1}R + 1} \cdot \frac{C(R - r)s + 1}{\frac{g_{\rm m1}r + 1}{g_{\rm m1}R + 1}C(R - r)s + 1} \tag{52}$$

The high frequency loop gain is calculated as

=

$$A_{\rm v}(\infty) = \frac{\sqrt{M}}{g_{\rm m1}R + 1} \cdot \frac{C(R - r)s}{\frac{g_{\rm m1}r + 1}{g_{\rm m1}R + 1}C(R - r)s} = \frac{\sqrt{M}}{g_{\rm m1}r + 1} \quad (53) \quad {}_{542}$$

By substituting Eqn. 2 into Eqn. 52, we will have the loop 543 gain 544

$$A_{\rm v}(s) = \frac{\sqrt{M}}{2(1-1/\sqrt{M})+1} \cdot \frac{C(R-r)s+1}{\frac{g_{\rm m1}r+1}{g_{\rm m1}R+1}C(R-r)s+1}$$
 545

$$= \frac{M}{3\sqrt{M}-2} \cdot \frac{C(R-r)s+1}{\frac{g_{m1}r+1}{g_{m1}R+1}C(R-r)s+1}$$
(54) 546

Now, we calculate the high frequency loop gain (Eqn. 53) 547 stability conditions by assuming the loop gain below unity: 548

$$A_{\rm v}(\infty) < 1 = > \frac{\sqrt{M}}{g_{\rm m1}r + 1} < 1 = > \sqrt{M} < g_{\rm m1}r + 1$$
 549

$$= > r > \frac{\sqrt{M} - 1}{g_{m1}}$$
 (55) 550

494

504

505

Substituting Eqn. 2 into Eqn. 55, we will have 551

552 
$$r > \frac{\sqrt{M} - 1}{\frac{2}{R} \left(1 - \frac{1}{\sqrt{M}}\right)} => r > \frac{R}{2} \frac{\sqrt{M} - 1}{\left(1 - \frac{1}{\sqrt{M}}\right)} => r > \frac{R}{2} \sqrt{M}$$
  
553 (56)

#### **B.** Process Variations Calculations 554

With regard to sensitivity of  $I_{ref}$  to process variations on 555  $\beta$  and r, the following calculations will give us the standard 556 deviations: 557

558 
$$\sigma_{\frac{\Delta I_{\text{ref}}}{I_{\text{ref}}}}^{2}\Big|_{\beta,\text{process}} = \frac{A_{\beta,\text{process}}^{2}}{W \times L} \left(\frac{\beta}{I_{\text{ref}}} \cdot \frac{\partial I_{\text{ref}}}{\partial \beta}\right)^{2} = \frac{A_{\beta,\text{process}}^{2}}{W \times L}$$
559 (57)

562

$$\Delta I_{\rm ref} = \Delta R \frac{\partial I_{\rm ref}}{\partial R} = \frac{\Delta R}{R} \left(-2I_{\rm ref}\right).$$
(58)

So, 561

$$\frac{\Delta I_{\rm ref}}{I_{\rm ref}} = -2\frac{\Delta R}{R}$$
(59)

For the split R structure (Fig. 1a), just the on-chip portion 563 is changing with the process so 564

$$R = (R - r)_{\text{off-chip}} + r \Longrightarrow \Delta R = \Delta r$$
(60)

so we can rewrite the equation: 566

567 
$$\frac{\Delta I_{\text{ref}}}{I_{\text{ref}}} = -2\frac{\Delta R}{R} = -2\frac{\Delta r}{r} \cdot \frac{r}{R}.$$
 (61)

Now, we can calculate the normalized standard deviation: 568

569 
$$\sigma_{\frac{\Delta I_{\text{ref}}}{I_{\text{ref}}}}\Big|_{r,\text{process}} = \sigma_{\frac{\Delta r}{r}}\left(2\frac{r}{R}\right) = \left(\frac{A_{r,\text{process}}}{W}\right) \cdot \left(2\frac{r}{R}\right) \quad (62)$$

C. Mismatch Calculations 570

Looking at Fig. 1b 571

572 
$$V_{\rm GS2} = V_{\rm GS1} + RI_{\rm ref}.$$
 (63)

573 
$$\frac{\mu_{1}V}{2}(V_{\rm GS1} - V_{\rm th1})^2 = \frac{\mu_2}{2}(V_{\rm GS2} - V_{\rm th2})^2 => V_{\rm GS2}$$
574 
$$= V_{\rm th2} + \sqrt{\frac{\beta_1 M}{2}}(V_{\rm GS1} - V_{\rm th1}) \quad (64)$$

575

576

Substituting Eqn. 64 into Eqn. 63

$$RI_{\rm ref} = V_{\rm th2} - V_{\rm th1} \sqrt{\frac{\beta_1 M}{\beta_2}} + \left(\sqrt{\frac{\beta_1 M}{\beta_2}} - 1\right) V_{\rm GS1} \quad (65)$$

Square law for the transistor: 577

<sup>578</sup> 
$$I_{\text{ref}} = \frac{\beta_1 M}{2} (V_{\text{GS1}} - V_{\text{th1}})^2 => V_{\text{GS1}} = V_{\text{th1}} + \sqrt{\frac{2I_{\text{ref}}}{\beta_1 M}}$$
 (66)

Substituting Eqn. 66 in Eqn. 65 579

580 
$$RI_{\text{ref}} = V_{\text{th}2} - V_{\text{th}1} + \sqrt{\frac{2I_{\text{ref}}}{\beta_2}} - \sqrt{\frac{2I_{\text{ref}}}{\beta_1 M}}$$
 (67)

$$I_{\text{ref}} = x^2 \tag{68}$$

582 
$$Rx^{2} - \left(\sqrt{\frac{2}{\beta_{2}}} - \sqrt{\frac{2}{\beta_{1}M}}\right)x + (V_{\text{th}1} - V_{\text{th}2}) = 0 \quad (69)$$

Solving the second order equation:

$$\Delta = \left(\sqrt{\frac{2}{\beta_2}} - \sqrt{\frac{2}{\beta_1 M}}\right)^2 - 4R(V_{\text{th}1} - V_{\text{th}2}) \quad (70) \quad {}^{584}$$

The non-zero root is

$$x_{2} = \frac{\sqrt{\frac{2}{\beta_{2}}} - \sqrt{\frac{2}{\beta_{1}M}} + \sqrt{\left(\sqrt{\frac{2}{\beta_{2}}} - \sqrt{\frac{2}{\beta_{1}M}}\right)^{2} - 4R(V_{\text{th}1} - V_{\text{th}2})}{2R}$$
(71)
566
(71)

Using Eqn. 68

$$I_{\rm ref} = (x_2)^2 = \frac{1}{4R^2} \left( \left( \sqrt{\frac{2}{\beta_2}} - \sqrt{\frac{2}{\beta_1 M}} \right) \right)^2$$
589

$$+ \sqrt{\left(\sqrt{\frac{2}{\beta_2}} - \sqrt{\frac{2}{\beta_1 M}}\right)^2 - 4R(V_{\text{th}1} - V_{\text{th}2})}$$
(72) 590

Now, we can calculated the derivatives:

$$\Delta I_{\rm ref} = \Delta \beta \frac{\partial I_{\rm ref}}{\partial \beta_1} + \Delta \beta \frac{\partial I_{\rm ref}}{\partial \beta_2} + \Delta V_{\rm th} \frac{\partial I_{\rm ref}}{\partial V_{\rm th1}} + \Delta V_{\rm th} \frac{\partial I_{\rm ref}}{\partial V_{\rm th2}} \quad (73) \quad {}^{592}$$

Now, if we divide both sides by  $I_{ref}$  and rearranging the 593 formula 594

$$\frac{\Delta I_{\text{ref}}}{I_{\text{ref}}} = \frac{\Delta \beta}{\beta_1} \left( \frac{\beta_1}{I_{\text{ref}}} \cdot \frac{\partial I_{\text{ref}}}{\partial \beta_1} \right) + \frac{\Delta \beta}{\beta_2} \left( \frac{\beta_2}{I_{\text{ref}}} \cdot \frac{\partial I_{\text{ref}}}{\partial \beta_1} \right)$$

$$+ \frac{\Delta v_{\text{th}}}{I_{\text{ref}}} \frac{\partial I_{\text{ref}}}{\partial V_{\text{th}1}} + \frac{\Delta v_{\text{th}}}{I_{\text{ref}}} \frac{\partial I_{\text{ref}}}{\partial V_{\text{th}2}} \quad (74) \quad {}^{596}$$
  
e variance  $\qquad {}^{597}$ 

Now, if we calculate the variance

$$\sigma_{\frac{\Delta I_{\text{ref}}}{I_{\text{ref}}}}^{2} = \sigma_{\frac{\Delta\beta1}{\beta}}^{2} \left(\frac{\beta_{1}}{I_{\text{ref}}} \cdot \frac{\partial I_{\text{ref}}}{\partial\beta_{1}}\right)^{2} + \sigma_{\frac{\Delta\beta2}{\beta}}^{2} \left(\frac{\beta_{2}}{I_{\text{ref}}} \cdot \frac{\partial I_{\text{ref}}}{\partial\beta_{2}}\right)^{2}$$

$$+ \sigma_{\Delta V_{\text{th}1}}^{2} \left(\frac{1}{I_{\text{ref}}} \frac{\partial I_{\text{ref}}}{\partial V_{\text{th}1}}\right)^{2} + \sigma_{\Delta V_{\text{th}2}}^{2} \left(\frac{1}{I_{\text{ref}}} \frac{\partial I_{\text{ref}}}{\partial V_{\text{th}2}}\right)^{2}$$
(75) 599

The  $\sigma_{\Delta\beta/\beta}$  and  $\sigma_{Vth}$  are

 $\sigma$ 

 $\sigma_\Delta$ 

$$\frac{\Delta\beta^{1}}{\beta} = \frac{A_{\beta}}{\sqrt{M \times W \times L}}, \quad \sigma_{\frac{\Delta\beta^{2}}{\beta}} = \frac{A_{\beta}}{\sqrt{W \times L}} \tag{76} \quad {}^{60}$$

$$v_{\text{th1}} = \frac{A_{\text{Vth}}}{\sqrt{M \times W \times L}}, \quad \sigma_{\Delta V_{\text{th2}}} = \frac{A_{\text{Vth}}}{\sqrt{W \times L}} \quad (77) \quad {}_{602}$$

So, we can rewrite relation 75:

$$\sigma_{\frac{\Delta I_{\rm ref}}{I_{\rm ref}}}^2 = \frac{A_{\beta}^2}{W \times L} \left( \frac{1}{M} \cdot \left( \frac{\beta_1}{I_{\rm ref}} \cdot \frac{\partial I_{\rm ref}}{\partial \beta_1} \right)^2 + \left( \frac{\beta_2}{I_{\rm ref}} \cdot \frac{\partial I_{\rm ref}}{\partial \beta_2} \right)^2 \right) \qquad 60$$

$$+ \frac{A_{\text{Vth}}^2}{W \times L} \left( \frac{1}{M} \cdot \left( \frac{1}{I_{\text{ref}}} \frac{\partial I_{\text{ref}}}{\partial V_{\text{th}1}} \right)^2 + \left( \frac{1}{I_{\text{ref}}} \frac{\partial I_{\text{ref}}}{\partial V_{\text{th}2}} \right)^2 \right) \tag{605}$$

$$\frac{\beta_1}{I_{\text{ref}}} \cdot \frac{\partial I_{\text{ref}}}{\partial \beta_1} = \Big|_{\beta_1 = \beta_2, V_{\text{th}1} = V_{\text{th}2}} = \frac{1}{\sqrt{M} - 1}$$
(79) 60

$$\frac{\beta_2}{I_{\text{ref}}} \cdot \frac{\partial I_{\text{ref}}}{\partial \beta_2} \Big|_{\beta_1 = \beta_2, V_{\text{th}1} = V_{\text{th}2}} = -\frac{\sqrt{M}}{\sqrt{M} - 1} \tag{80}$$

$$\frac{1}{I_{\text{ref}}} \cdot \frac{\partial V_{\text{ref}}}{\partial V_{\text{th}1}} \bigg|_{\beta_1 = \beta_2, V_{\text{th}1} = V_{\text{th}2}} = -\frac{M\beta R}{\left(\sqrt{M} - 1\right)^2}$$
(81) 609

$$\frac{1}{I_{\rm ref}} \cdot \frac{\partial V_{\rm ref}}{\partial V_{\rm th2}} \bigg|_{\beta_1 = \beta_2, V_{\rm th1} = V_{\rm th2}} = \frac{M\beta R}{\left(\sqrt{M} - 1\right)^2} \tag{82}$$

583

588

591

600

614

623

624

625

627

AO:4

We can re-write the Eqn. 78:

$$\sigma_{\frac{\Delta I_{\text{ref}}}{T_{\text{ref}}}}^{2} = \frac{A_{\beta}^{2}}{W \times L} \cdot \frac{M + 1/M}{\left(\sqrt{M} - 1\right)^{2}} + \frac{A_{\text{Vth}}^{2}}{W \times L} \cdot \frac{(M^{2} + M)(\beta R)^{2}}{\left(\sqrt{M} - 1\right)^{4}}$$

$$(83)$$

#### REFERENCES

- [1] J. M. Steininger, "Understanding wide-band MOS transistors," IEEE 615 Circuits Devices Mag., vol. 6, no. 3, pp. 26-31, May 1990. 616
- S. Nicolson and K. Phang, "Improvements in biasing and compensation 617 [2] of CMOS opamps," Anal. Integr. Circuits Signal Process., vol. 43, no. 3, 618 pp. 237-245, Jun. 2005. 619
- T. Delbrück and A. van Schaik, "Bias current generators with wide 620 [3] dynamic range," Analog Integr. Circuits Signal Process., vol. 43, no. 3, 621 622 pp. 247-268, Jun. 2005.
  - D. A. Johns and K. Martin, Analog Integrated Circuit Design. Hoboken, [4] NJ, USA: Wiley, 2008.
- [5] M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, 626 no. 5, pp. 1433-1439, Oct. 1989.
- W. K.-W. Tong, "A GHz CMOS frequency synthesizer for mobile [6] 628 communication," Univ. Toronto, Toronto, ON, Canada, Tech. Rep., 1999. 629
- 630 [7] M. Shahghasemi and K. M. Odame, "A constant  $g_m$  current reference generator with purely off-chip resistor," in Proc. IEEE 63rd Int. Midwest 631 Symp. Circuits Syst. (MWSCAS), Aug. 2020, pp. 309-312. 632
- H. Kassiri, K. Abdelhalim, and R. Genov, "Low-distortion super-GOhm 633 [8] subthreshold-MOS resistors for CMOS neural amplifiers," in Proc. IEEE 634 Biomed. Circuits Syst. Conf. (BioCAS), Oct. 2013, pp. 270-273. 635
- [9] B. A. Minch, "A low-voltage MOS cascode bias circuit for all current 636 levels," in Proc. IEEE Int. Symp. Circuits Syst., May 2002, pp. 619-622. 637
- 638 [10] N. Talebbeydokhti, P. K. Hanumolu, P. Kurahashi, and U.-K. Moon, "Constant transconductance bias circuit with an on-chip resistor," in 639 Proc. IEEE Int. Symp. Circuits Syst., May 2006, p. 4. 640
- [11] M. U. Merino. (2011). Insight Into Digipot Specifications 641 and Architecture Enhances AC Performance. [Online]. Avail-642 https://www.analog.com/en/analog-dialogue/articles/digipot-643 able: 644 specifications-and-architecture.html



Mohsen Shahghasemi (Student Member, IEEE) received the B.Sc. degree in electronics engineering from the University of Zanjan in 2010 and the M.Sc. degree in electronics engineering (microelectronics) from the Amirkabir University of Technology (Tehran Polytechnic) in 2013.

He joined the Analog Laboratory, Dartmouth College, in 2017, where he is conducting his Ph.D. research on circuit and system design for electrical impedance tomography. In 2019, he was an Analog/Mixed-Signal Circuit Design Engineer with

Ferric, Inc., where he designed high precision data acquisition circuits for on-chip power converter telemetry. In 2020, he was an Analog Design 657 Engineer with Texas Instruments-Kilby Labs where he designed high-current-658 density integrated-power-converters. 659



Kofi M. Odame (Senior Member, IEEE) is currently 660 an Associate Professor of electrical and computer 661 engineering at Dartmouth College. His research 662 interest includes analog integrated circuits for non-663 linear signal processing. This work has applications 664 in low-power electronics for implantable and wear-665 able biomedical devices, as well as in autonomous 666 sensor systems. 667